



AW7698 Efuse Content Guideline

Version: 1.2
Release date: 07 Nov 2019

© 2019 Airoha Technology Corp.

This document contains information that is proprietary to Airoha Technology Corp. ("Airoha") and/or its licensor(s). Airoha cannot grant you permission for any material that is owned by third parties. You may only use or reproduce this document if you have agreed to and been bound by the applicable license agreement with Airoha ("License Agreement") and been granted explicit permission within the License Agreement ("Permitted User"). If you are not a Permitted User, please cease any access or use of this document immediately. Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited. THIS DOCUMENT IS PROVIDED ON AN "AS-IS" BASIS ONLY. AIROHA EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES OF ANY KIND AND SHALL IN NO EVENT BE LIABLE FOR ANY CLAIMS RELATING TO OR ARISING OUT OF THIS DOCUMENT OR ANY USE OR INABILITY TO USE THEREOF. Specifications contained herein are subject to change without notice.

Document revision history

Revision	Date	Description
1.0	23 May 2019	Initial release
1.1	22 Oct 2019	Update BT address and eFEM efuse part
1.2	07 Nov 2019	Add note on WIFI/BT MAC page

Table of contents

1.	Introduction.....	1
2.	Efuse Address Map	2
2.1.	Register map.....	2
3.	Register Definitions	3
3.1.	A20A0140 Customer_CTRL.....	3
3.2.	A20A0204 WLAN MAC Address.....	4
3.3.	A20A0208 WLAN MAC Address.....	4
3.4.	Offset 0x890 BT MAC Address.....	5
3.5.	Offset 0x894 BT MAC Address.....	5
3.6.	A20A0230 Crystal Trim	6
3.7.	A20A0404 WIFI_EFUSE1.....	7
3.8.	A20A0408 WIFI_EFUSE2.....	8
3.9.	A20A0410 WIFI_EFUSE4.....	9
3.10.	A20A0414 WIFI_EFUSE5.....	10

Lists of tables and figures

Table 1. Register map.....	2
Table 2. Description of C_CTRL	3
Table 3. Description of WLAN MAC Address.....	4
Table 4. Description of WLAN MAC Address.....	4
Table 5. Description of Bluetooth Address	5
Table 6. Description of Bluetooth Address	5
Table 7. Description of crystal trim	6
Table 8. Description of WIFI_EFUSE1.....	7
Table 9. Description of WIFI_EFUSE2.....	8
Table 10. Description of WIFI_EFUSE4.....	9
Table 11. Description of WIFI_EFUSE5.....	10

1. Introduction

The AW7698 E-FUSE layout provides configuration for vendor/product ID, SW setting, RF setting.

2. Efuse Address Map

2.1. Register map

Security control and status registers are available over APB bus interface and corresponding address map is as shown in Table 1. Base address is specific to the project AW7698.

Table 1. Register map

Offset	Value	Description	Write owner	Value
A20A0140		Customer_CTRL	Customer	Option
A20A0204		WLAN MAC Address	Customer	Option
A20A0208		WLAN MAC Address	Customer	Option
Offset 0x890		BT Address	Customer	Option
Offset 0x894		BT Address	Customer	Option
A20A0230		Crystal_Trim	Customer	Option
A20A0404		WIFI_EFUSE1	Customer	Option
A20A0408		WIFI_EFUSE2	Customer	Option
A20A0410		WIFI_EFUSE4	Customer	Option
A20A0414		WIFI_EFUSE5	Customer	Option

3. Register Definitions

3.1. A20A0140 Customer_CTRL

A20A0140	C_CTRL				Customer_CTRL								00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name													C_CTRL			
Type																
Reset													0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	C_CTRL															
Type																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 2. Description of C_CTRL

Bit(s)	Name	Description
19:0	C_CTRL	<p>2: EFUSE_SDIO_TIMEOUT_ENLARGE 0: the timeout of XBoot over SDIO is 2 seconds. 1: the timeout of XBoot over SDIO is 10 seconds. Note: If the product does not need XBoot over SDIO, the customer does not need to use the eFuse bit.</p>
		<p>5: EFUSE_RTC_MODE_ULTRA_DEEP_SLEEP 1: BROM skips some process when the system wakes up from retention mode. Note: When the eFuse bit is burned and RTC bit is set, then BROM will skip 150ms waiting time for command mode.</p>
		<p>8: SF_IS_SPI_QUAD_MODE 0: configure serial flash as SPI mode in BROM. 1: configure serial flash as SPI Quad mode in BROM. Note: If we configure as SPI mode, it spends approximately 30 ms to copy the 64KB bootloader. If we configure as SPI Quad mode, it spends approximately 16 ms to copy 64KB bootloader</p>
		<p>9: EFUSE_SF_FAST_BOOT_DIS 0: reduce boot time by improving status check in SF. The waiting time for flash ready is approximately 1 ms. 1: disable the improvement. Apply the legacy check. The waiting time for flash ready is approximately 40 ms.</p>
		<p>10: EFUSE_BROM_LOG_DIS 0: BROM prints log to show execution result. It spends approximately 10 ms. 1: disable the BROM log to reduce boot time by approximately 10 ms.</p>
		<p>11~13: EFUSE_SF_VENDDDOR_ID 0: MXIC 1: Winbond 2: GD 3: MICRON 4 ~ 7: reserved</p>
		<p>14: EFUSE_SF_CHECK_ID_EN 1: enable the check of EFUSE_SF_VENDDDOR_ID and SF manufactory ID. Note: If the eFuse bit is burned, BROM checks whether the SF ID is matched to</p>

Bit(s)	Name	Description
		EFUSE_SF_VENDDDOR_ID. If the check is failed, SF is configured as SPI mode.

3.2. A20A0204 WLAN MAC Address

A20A0204	WLAN0				WLAN MAC Address												00000000	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name	WLAN0																	
Type																		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name	WLAN0																	
Type																		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		

Table 3. Description of WLAN MAC Address

Bit(s)	Name	Description
31:0	WLAN0	WLAN MAC Address [47:16].

3.3. A20A0208 WLAN MAC Address

A20A0208	WLAN0			WLAN MAC Address												00000000		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name																		
Type																		
Reset																		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name	WLAN0																	
Type																		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		

Table 4. Description of WLAN MAC Address

Bit(s)	Name	Description
15:0	WLAN0	WLAN MAC Address [15:0].

Note:

MAC_ADDRESS[1st] = Efuse offset 0x207

MAC_ADDRESS[2nd] = Efuse offset 0x206

MAC_ADDRESS[3rd] = Efuse offset 0x205

MAC_ADDRESS[4th] = Efuse offset 0x204

MAC_ADDRESS[5th] = Efuse offset 0x209

MAC_ADDRESS[6th] = Efuse offset 0x208

3.4. Offset 0x890 BT MAC Address

0x890	BD_ADDR								Bluetooth Address								00000000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name	BD_ADDR																
Type																	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	BD_ADDR																
Type																	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Table 5. Description of Bluetooth Address

Bit(s)	Name	Description
31:0	BD_ADDR	BT Address [47:16].

3.5. Offset 0x894 BT MAC Address

0x894	BD_ADDR								Bluetooth Address								00000000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name																	
Type																	
Reset																	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	BD_ADDR																
Type																	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Table 6. Description of Bluetooth Address

Bit(s)	Name	Description
15:0	BD_ADDR	BT Address [15:0].

Note:

BT_ADDRESS[1st] = Efuse offset 0x895
BT_ADDRESS[2nd] = Efuse offset 0x894
BT_ADDRESS[3rd] = Efuse offset 0x893
BT_ADDRESS[4th] = Efuse offset 0x892
BT_ADDRESS[5th] = Efuse offset 0x891
BT_ADDRESS[6th] = Efuse offset 0x890

3.6. A20A0230 Crystal Trim

A20A0230	XO Trim				Crystal Trim												00000000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name	XO_TRIM																
Type																	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	XO_TRIM																
Type																	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Table 7. Description of crystal trim

Bit(s)	Name	Description
31:0	XO_TRIM	<p>16~23:XTAL_TRIM_2 24~31:XTAL_TRIM_3 [23:16]/[31:24] is used for crystal re-calibration purpose in customer production line If customers want to re-do frequency trimming on the customer production line, please use [23:16]/[31:24] as second /third frequency offset. The rom/firmware code checks Bit23 and Bit31 to determine whether the crystal trim code must be updated or not. Here is the formula : If (0xA20A0230[31] == 1) XTAL_CTL4[14:8] = 0xA20A0230[30:24]; Else if (0xA20A0230[23] == 1) XTAL_CTL4[14:8] = 0xA2020230[22:16]; Else Use default vale.</p>

3.7. A20A0404 WIFI_EFUSE1

A20A0404 WIFI_EFUSE1 WIFI_EFUSE1 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	WIFI_EFUSE1_VALID			TX_shaping_type		TX_PA_config	TSSI_enable_bit	TX_DPD_Calibration_enable	TX_DPD_Calibration_Go_offset				Thermal_slope_of_gain_drop			
Type	RO			RO		RO	RO	RO	RO				RO			
Reset	0			0	0	0	1	1	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	WF_LDO_EFUSE_VALID								RG_WFo_DIVLDO_VS				RG_WFo_TRXLDO_VS			
Type	RO								RO				RO			
Reset	0								1	0	0	1	1	1	0	0

Table 8. Description of WIFI_EFUSE1

Bit(s)	Name	Description
31	WIFI_EFUSE1_VALID	Valid bit of WIFI_EFUSE1 1'b0: not valid 1'b1: valid
28	TX_shaping_type	TX_shaping_type
27:26	TX_PA_config	TX PA config 00: FPA 01: HPA 10: MPA 11: dynamic PA
25	TSSI_enable_bit	TSSI enable/disable bit
24	TX_DPD_Calibration_enable	2G TX DPD Calibration (enable/disable bit)
23:20	TX_DPD_Calibration_Go_offset	2G TX DPD Calibration (Go offset[3:0])
19:16	Thermal_slope_of_gain_drop	Thermal slope of gain drop, bit3~0: FPA, 0.25dB/step
15	WF_LDO_EFUSE_VALID	Valid bit of wifi RF LDO EFUSE 1'b0: not valid 1'b1: valid
7:4	RG_WFo_DIVLDO_VS	For laser RTP issue, 1.225V tuning
3:0	RG_WFo_TRXLDO_VS	For laser RTP issue, 1.3V tuning

3.8. A20A0408 WIFI_EFUSE2

A20A0408 WIFI_EFUSE2

WIFI_EFUSE2

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	WIFI_EFUSE2_VALID		ePA_enable	eLNA_enable	iPA_ePA_Gband_FE_loss				External_bypass_P1dB					External_bypass_gain		
Type	RO		RO	RO	RO				RO					RO		
Reset	0		0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	External_bypass_gain		External_LNA_P1dB					External_LNA_gain				ePA_gain				
Type	RO		RO					RO				RO				
Reset	0	0	0	0	0	0		0	0	0	0	0	0	0	0	0

Table 9. Description of WIFI_EFUSE2

Bit(s)	Name	Description
31	WIFI_EFUSE2_VALID	Valid bit of WIFI_EFUSE2 1'b0: not valid 1'b1: valid
29	ePA_enable	ePA enable 1'b0: disable 1'b1: enable
28	eLNA_enable	eLNA enable 1'b0: disable 1'b1: enable
27:24	iPA_ePA_Gband_FE_loss	iPA/ePA Gband FE loss between Ant and Chip out
23:19	External_bypass_P1dB	External bypass P1dB for 2G
18:14	External_bypass_gain	External bypass gain for 2G
13:10	External_LNA_P1dB	External LNA P1dB for 2G
8:5	External_LNA_gain	External LNA gain for 2G
4:0	ePA_gain	ePA gain for 2G



Note: there is no complete verification on WIFI_EFUSE2; If enabling the external PA/LNA function is necessary, please contact an Airoha engineer for assistance.

3.9. A20A0410 WIFI_EFUSE4

A20A0410	WIFI_EFUSE4								WIFI_EFUSE4								00000000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name	WIFI_EFUSE4_VALID								TX_power_offset_middle								
Type																	
Reset	0								0	0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	TX_power_offset_low								TX_power								
Type																	
Reset	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	0	

Table 10. Description of WIFI_EFUSE4

Bit(s)	Name	Description
31	WIFI_EFUSE4_VALID	Valid bit of WIFI_EFUSE4 1'b0: not valid 1'b1: valid
23:16	TX_power_offset_middle	TX0 2.4G TX power offset middle (CH6~10) (delta, dB) B23: valid bit B22: 0: decrease power; 1: increase power B21~B16 is Power delta related to origin target power. Unit: 0.5dB
15:8	TX_power_offset_low	TX0 2.4G TX power offset low (CH1~5) (delta, dB) B15: valid bit B14: 0: decrease power; 1: increase power B13~B8 is Power delta related to origin target power. Unit: 0.5dB
7:0	TX_power	TX0 2.4G TX power (54Mbps, dBm absolute value) B7 is valid bit B6 is sign bit, 0 is negative, 1 is positive B5~B0 is power 1step = 0.5dB. For example , if set as 0x800000E0, 54Mbps Tx power is 16dBm.

3.10. A20A0414 WIFI_EFUSE5

A20A0414		WIFI_EFUSE5				WIFI_EFUSE5										00000000	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name	WIFI_EFUSE5_VALID				TXo2G_PA_TSSI_offset												
Type	RO				RO												
Reset	0				1	1	0	0	1	0	1	1	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name		TXo2G_PA_TSSI_slope							TX_power_offset_high								
Type		RO							RO								
Reset		1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	

Table 11. Description of WIFI_EFUSE5

Bit(s)	Name	Description
31	WIFI_EFUSE5_VALID	Valid bit of WIFI_EFUSE5 1'b0: not valid 1'b1: valid
27:16	TXo2G_PA_TSSI_offset	TXo 2.4G PA TSSI offset
14:8	TXo2G_PA_TSSI_slope	TXo 2.4G PA TSSI slope
7:0	TX_power_offset_high	TXo 2.4G TX power offset high(CH11~14)(delta,dB)