

INTORODUCTION OF PROJECT

Outcomes:

- Understand all general concept of Multiprogramming Operating System.
- Understand How to write assembly program to execute on multiprogramming operating system.

A1. INTRODUCTION

The appendix describes a tractable project involving the design and implementation of a multiprogramming operating system (MOS) for a hypothetical computer configuration that can be easily simulated (Shaw and Weideman, 1971). The purpose is to consolidate and apply, in an almost realistic setting, some of the concepts and techniques discussed in this book. In particular, the MOS designer/implementer must deal directly with problems of input-output, interrupt handling, process synchronization, scheduling, main and auxiliary storage management, process and resource data structures, and systems organization.

We assume that the project will be coded for a large central computer facility (The “host” system) which, on the one hand, does not allow users to tamper with the operating system or the machine resources but on the other hand, does provide a complete set of services, including filing services, debugging aids, and a good higher-level language. The global strategy is to simulate the hypothetical computer on the host and writes the MOS for this simulated machine. The MOS and simulator will consist of approximately 1000 to 1200 cards of program, with most of the code representing the MOS. The project can be completed over a period of about two months by students concurrently taking a normal academic load.

The characteristics and components of the MOS computer are specified in the next section. Section A3 outlines the format of user jobs. The path of a user job through the system, and the functions and main components of the MOS are described in Section A4. The following section (A5) then lists the detailed requirements for the project. In the final Sec. A6, some limitations of the project are described.

A2. MACHINE SPECIFICATIONS

The MOS computer is described from two points of view: the “virtual” machine seen by the typical user and the “real” machine used by the MOS designer/implementer.

1. The Virtual Machine:

The virtual machine viewed by a normal user is illustrated in *Fig. A-1*. Storage consists of a maximum of 100 words, addressed from 00 to 99; each word is divided into four one-byte units, where a byte may contain any character acceptable by the host machine. The CPU has three registers of interest: a four-byte general register **R**, a one-byte Boolean toggle **C**, which may contain either '*T*' (true) or '*F*' (false), and a two-byte instruction counter **IC**.




Fig A-1: Virtual user machine.

A storage word may be interpreted as an instruction or data word. The operation code of an instruction occupies the two high-order bytes of the word, and the operand address appears in the two low-order bytes. Table A-I gives the format and interpretation of each instruction. Note that the input instruction (**GD**) reads only the first 40 columns of a card and that the output instruction (**PD**) prints a new line of 40 characters. The first instruction of a program must *always* appear in location 00. With this simple machine, a batch of compute-bound, IO-bound, and balanced programs can be quickly written. The usual kinds of programming errors are also almost guaranteed to be made. (Both these characteristics are desirable, since the MOS should be able to handle a variety of jobs and user errors.)

Instruction		Interpretation
Operator	Operand	
LR	x1,x2	$R := [\alpha]$
SR	x1,x2	$\alpha := R$
CR	x1,x2	If $R := [\alpha]$ then $C := 'T'$ else $C := 'F'$
BT	x1,x2	If $C = 'T'$ then $IC := \alpha$
GD	x1,x2	Read($[\beta+i], i=0 \dots 9$)
PD	x1,x2	Write($[\beta+i], i=0 \dots 9$)
H		halt

Table A-1 Instruction Set of Virtual Machine

2. The Real Machine

(a) Components

Figure A-2 contains a schematic of the real machine. The CPU may operate in either a *master* or a *slave* mode. In master mode, instructions from supervisor storage are directly processed by the higher-level language processor (HLP); in slave mode, the HLP interprets a ‘micro program’ in the read-only memory which simulates (emulates) the CPU of the virtual machine and accesses virtual machine programs in user storage via a paging mechanism. The HLP is any convenient and available higher-level language. (This organization allows the virtual machine emulator and the MOS to be coded in a higher-level language available on the host system, while maintaining some correspondence with real computers.)




Fig A-2 : Real Machine

The CPU registers of interest are:

C: a one-byte ‘Boolean&’ toggle,

R: a four-byte general register,

IC: a two-byte virtual machine location counter,

PI, SI, IOI, TI: four interrupt registers,

PTR: a four-byte page table register,

CHST[i], i = 1, 2, 3: three channel status registers, and

MODE: mode of CPU, master’ or ‘slave’.

User storage contains 300 four-byte words, addressed from 000 to 299. It is divided into 30 ten-word blocks for paging purposes. Supervisor storage is loosely defined as that amount of storage required for the MOS.

Auxiliary storage is a high-speed drum of 100 tracks, with 10 four-byte words per track. A transfer of 10 words to or from a track takes one time unit. (Rotational delay time is ignored.) The card reader and line printer both operate at the rate of three time units for the 10 of one record. These devices have the same characteristics as the virtual machine devices; i.e., 40 bytes (10 words) of information are transferred from the first 40 card columns or to the first 40 print positions on a read or write operation, respectively.

Channels 1 and 2 are connected from peripheral devices to supervisor storage, while channel 3 is connected between auxiliary storage and both supervisor and user memory.

(b) Slave Mode Operation

User storage addressing while in slave mode is accomplished through paging hardware. The *PTR* register contains the length and page table base location for the user process currently running. The four bytes *a0 a1 a2, a3*, in the *PTR* have this interpretation: *a1* is the page table length minus 1, and *10a2, + a3*, is the number of the user storage block in which the page table resides, where *a1, a2*, and *a3* are digits.

A two-digit instruction or operand address, *x1 x2*, in virtual space is mapped by the relocation hardware into the real user storage address:

$$10 [10 (10a2, + a3) + x1] + x2$$

Where (*a*) means “the contents of address” and it is assumed that $x1 \leq a1$.

All pages of a process are required to be loaded into user storage prior to execution. It is assumed that each virtual machine instruction is emulated in one time unit. All interrupts occurring during

slave mode operation are honored at the end of instruction cycles and cause a switch to master mode. The operations GD, PD, and H result in supervisor-type interrupt that is, “supervisor calls.” A program-type interrupt is triggered if the emulator receives an invalid operation code or if $x_1 > a_1$, during the relocation map (invalid virtual space address).

(c) Master Mode Operation

Master mode programs residing in supervisor storage have access to user storage and the CPU registers. The CPU is *not* interruptible in master mode however; an appropriate interrupt register is set when an interrupt-causing event (timer or IO) occurs. The interrupt registers may be interrogated and reset by the instruction *Test(x)*, which returns a value and has the effect:

if $x = 1$ then begin $Test := IOI$; $IOI := 0$ end else

if $x = 2$ then begin $Test := PI$; $PI := 0$ end else

if $x = 3$ then begin $Test := SI$; $SI := 0$ end else

if $x = 4$ then begin $Test := TI$; $TI := 0$ end else

if $(IOI + PI + SI + TI) > 0$ then $Test := 1$ else $Test := 0$;

All users IO is performed in master mode. An IO operation is initiated by the instruction

StartIO(Ch, S, D, n);

Where *Ch* is the channel number, *S* is an array of source blocks (IO word units), *D* is an array of destination blocks, and *n* is the number of blocks to be transmitted. If a *StartIO* is issued on a busy channel, the CPU idles in a *wait* state until the channel is free, whereupon the *StartIO* is accepted. (Issuing a *StartIO* on a busy channel is generally not advisable.) The status of any channel may be determined by examining the channel status registers *CHST*; *CHST* [*i*] = 1 if channel *i* is busy and *CHST* [*i*] = 0 when channel *i* is free (*i*=1, 2, 3).

To switch back to slave mode, the instruction

Slave(ptr, c, r, Ic)

is issued. *Slave* sets *PTR* to *ptr*, *C* to *c*, *R* to *r*, *IC* to *ic*, and then switches to slave mode, at the start of the emulator execution cycle.

Master mode instructions are normally executed in *zero* time units. However, it is occasionally necessary to force the CPU to wait for some specified time interval before continuing. This occurs implicitly when a *StartIO* on a busy channel is issued. An explicit wait is affected by the instruction

Superwait(t);

This causes the CPU to idle in a wait state for *t* unit of time.

(d) Channels

When a *StartIO* is accepted by the addressed channel I , $CHST[i]$ is set to 1 (busy), and the IO transmission occurs completely in parallel with continued CPU activity, at the completion of the IO, $CFIST[i]$ is set to 0 and an *IO Interrupt* signal is raised.

(e) Timer

The timer hardware decrements supervisor storage location TM by 1 at the end of every 10 time units of CPU operation. A *timer interrupt* occurs whenever TM decremented to zero; the time continues decrementing at the same rate so that TM may also have negative values. TM may be set and interrogated in master mode.

(f) Interrupts

Four types of interrupts are possible:

- (1) Program: Protection (page table length), invalid operation code
- (2) Supervisor: GD , PD , H .
- (3) IO: Completion interrupts
- (4) Timer: Decrement to zero

The events causing interrupts of types (1) and (2) can happen only in slave mode; events of type (3) and (4) can occur in both master and slave mode, and several of these events may happen simultaneously. The interrupt causing event is recorded in the interrupt registers regard less of whether the interrupt are inhibited (master mode) or enabled slave mode.

The interrupt register are set by an interrupt event to the following values:

- (1) $PI = 1$: Protection; $PI = 2$: invalid operation code
- (2) $SI = 1$: GD ; $SI = 2$: PD ; $SI = 3$: H
- (3) $IOI = 1$: Channel 1; $IOI = 2$: Channel 2; $IOI = 4$: Channel 3; if several IO completion interrupts are raised simultaneously, the values are summed; for example. $IOI = 6$ indicates that both channel 2 and channel 3 completion interrupts are raised.
- (4) $TI = 1$: Timer

The following code describes the *hardware* actions on an interrupt in slave mode:

Comment Save state of slave process in supervisor storage locations c , r , and ic ;

$c := C$; $r := R$; $ic := IC$;

Comment Switch to master mode;

MODE := 'master'

Comment Determine cause of interrupt and transfer control;

if IOI != 0 then go to IOInt else

if P1 != 0 then go to PROGInt else

if SI != 0 then go to SUPInt else

go to T1Mint;

Comment IOInt, PROGInt, SUPInt, and TIMint are supervisor storage locations;

Note that the order of interrupt register testing implies a hardware priority scheme; this can be easily changed by master mode software.

A3. JOB, PROGRAM AND DATA CARD FORMATS

A user job is submitted as a deck of control, program, and data cards in the order:

<JOB card>, <Program>, <DATA card>, <Data>, <ENDJOB card>.

1. The <JOB card> contains four entries:

(1) \$AMJ cc. 1-4, A Multiprogramming Job

(2) <job Id> cc. 5—8, a unique 4-character job identifier.

(3) <time estimate> cc. 9—12, 4-digit maximum time estimate.

(4) <line estimate> cc. 13—16, 4-digit maximum output estimate.

2. Each card of the <Program> deck contains information in card columns 1-40. The i^{th} card contains the initial contents of user virtual memory locations.

$$10(i - 1), 10(I - 1) + 1, \dots, 10(I - 1) + 9, i = 1, 2, \dots, n,$$

Where n is the number of cards in the <Program> deck. Each word may contain a VM instruction or four bytes of data. The number of cards n in the program deck defines the size of the user space; i.e., n cards define $10 \times n$ words, $n \times 10$.

3. The <DATA card> has the format: The (Data) deck contains information in cc. 1—40 and is the user data retrieved by the VM GD instructions.

5. The (JOB card) has the format: SEND cc. 1-4

<job Id> cc. 5—8, same <job Id> as <JOB card>

The <DATA card> is omitted if there are no <Data> cards in a job.

A4. THE OPERATING SYSTEM

The primary purpose of the MOS is to process a batched stream of user jobs efficiently. This is accomplished by multiprogramming systems and user processes.

A job *J* will pass sequentially through the following phases:

1. *Input Spooling*. *J* enters from the card reader and is transferred to the drum.
2. *Main Processing*. The program part of *J* is loaded from the drum into user storage.

J is then ready to run and becomes a process *j*. Until *j* terminates, either normally or as a result of an error, its status will generally switch many times among:

- (a) Ready-waiting for the CPU.
 - (b) Running-executing on the CPU.
 - (c) Blocked-waiting for completion of an input-output request. Input-output requests are translated by the MOS into drum input-output operations.
3. *Output Spooling*. *J*'s Output, including charges, systems messages, and his original program, is printed from the drum.

In general, many jobs will simultaneously be in the main processing phase, The MOS is to be documented and programmed as a set of interacting processes. A typical design might have the following major processes:

Reading Cards: Read cards into supervisor storage.

Job to Drum: Create a job descriptor and transfer a job to the drum

Loader: Load job into user storage

Get- Put-Data: Process VM input-output instructions.

Line -from- Drum: Read output lines from drum into supervisor storage.

Print - Lines: Write output lines on the printer.

The operating system is normally activated by slave mode operation. The interrupt handling routines will typically call the process scheduler (CPU allocator) after they service an interrupt.

A major task of the MOS is the management of hardware and software resources. These include user storage, drum storage, channel 3, software *buffers*, job descriptors, and the *CPU*. The MOS is also responsible for maintaining statistics on hardware utilization and job characteristics. The following statistics are computed from software measurements:

1. *Resource Utilization*. Fraction of total time that each channel is busy, fraction of total time that the CPU is busy (in slave mode), mean user storage utilization and mean drum utilization.
2. *Job Characteristics*. Mean run time (**on** VM), mean time in system, mean user storage required, mean input length, and mean output length.

These statistics are to be printed at the end of a run.

A5. PROJECT REQUIREMENTS

Three sets of program modules must be designed and implemented:

1. Major simulators for hardware, including the interrupt system, timer, channels, reader, printer, auxiliary storage, user storage, and the slave mode paging system. (The HLP and supervisor storage is assumed available directly from the host system.)
2. The “micro-program” that emulates the VM.
3. The MOS.

These three parts should be clearly and cleanly separated. It should not be difficult to change the size and time parameters of the hardware, specifically drum and user storage size, 10 times, instruction times, and the timer “frequency.”

Students should work in small teams of two or three, each team doing the complete project. Several weeks after the project is assigned, a complete design of the MOS as a set of interacting processes is submitted. The design includes a description of the major processes *in* the system and how they interact, the methods to be used for the allocation and administration of each resource, and the identification and contents of the main data structures.

A batch stream of about 60 jobs (a “run”) should be prepared for testing purposes.

A6. SOME LIMITATIONS

The MOS and machine deviate from reality in simplifying some features of real systems and omitting others. Significant features that are lacking include: a more general virtual machine that would permit multistep jobs and the use of language translators, a system to organize and handle a loader variety of data files, an operator communication facility, and master mode operation of the CPU in nonzero time. The project specifications could be expanded in some of the above directions, but there appears to be an unacceptable overhead in doing so. Instead, similar tractable case studies emphasizing other aspects of operating systems, such as file systems or time-sharing, should be designed.

Experiment No: 1

Title: Implementation of a multiprogramming operating system

Problem Statement: Stage I:

- i. CPU/ Machine Simulation
- ii. Supervisor Call through interrupt

Description:

Assumption:

- Jobs entered without error in input file
- No physical separation between jobs
- Job outputs separated in output file by 2 blank lines
- Program loaded in memory starting at location 00
- No multiprogramming, load and run one program at a time
- SI interrupt for service request

Notation:

M: memory; IR: Instruction Register (4 bytes)
IR [1, 2]: Bytes 1, 2 of IR/Operation Code
IR [3, 4]: Bytes 3, 4 of IR/Operand Address
M[&]: Content of memory location &
IC: Instruction Counter Register (2 bytes)
R: General Purpose Register (4 bytes)
C: Toggle (1 byte)
: Loaded/stored/placed into

MOS (MASTER MODE)

SI = 3 (Initialization)

Case SI of

- 1: Read
- 2: Write
- 3: Terminate

Endcase

READ:

IR [4] \leftarrow 0

Read next (data) card from input file in memory locations IR [3,4] through IR [3,4] +9

If M [IR [3,4]] = \$END, abort (out-of-data)

EXECUTEUSERPROGRAM

WRITE:

IR [4] \leftarrow 0

Write one block (10 words of memory) from memory locations IR [3,4] through IR [3,4] + 9 to output file

EXECUTEUSERPROGRAM

TERMINATE:

Write 2 blank lines in output file

MOS/LOAD

LOAD:

m \leftarrow 0

While not e-o-f

Read next (program or control) card from input file in a buffer

Control card: \$AMJ, end-while

\$DTA, MOS/STARTEXECUTION

\$END, end-while

Program Card: If m = 100, abort (memory exceeded)

Store buffer in memory locations m through m + 9

m \leftarrow m + 10

End-While

STOP

MOS/STARTEXECUTION

IC \leftarrow 00

EXECUTEUSERPROGRAM

EXECUTEUSERPROGRAM (SLAVE MODE)

Loop

IR \leftarrow M [IC]

IC \leftarrow IC+1

Examine IR[1,2]

LR: R \leftarrow M [IR[3,4]]

SR: R \rightarrow M [IR[3,4]]

CR: Compare R and M [IR[3,4]]

If equal C \leftarrow T else C \leftarrow F

BT: If C = T then IC \leftarrow IR [3,4]

GD: SI = 1

PD: SI = 2

H: SI = 3

End-Examine

End-Loop

Question Bank:

1. What is use of different registers?
2. What is significance of SI?
3. When SI would set to 1/2/3?
4. What is Interrupt?
5. What is system call?

Experiment No: 2

Title: Implementation of a multiprogramming operating system

Problem Statement: Stage II:

- i. Paging
- ii. Error Handling
- iii. Interrupt Generation and Servicing
- iv. Process Data Structure

Description:

Assumption:

- Jobs may have program errors
- PI interrupt for program errors introduced
- No physical separation between jobs
- Job outputs separated in output file by 2 blank lines
- Paging introduced, page table stored in real memory
- Program pages allocated one of 30 memory block using random number generator
- Load and run one program at a time
- Time limit, line limit, out-of-data errors introduced
- TI interrupt for time-out error introduced
- 2-line messages printed at termination

Notation:

M:	memory
IR:	Instruction Register (4 bytes)
IR [1, 2]:	Bytes 1, 2 of IR/Operation Code
IR [3, 4]:	Bytes 3, 4 of IR/Operand Address
M[&]:	Content of memory location &
IC:	Instruction Counter Register (2 bytes)
R:	General Purpose Register (4 bytes)
C:	Toggle (1 byte)
PTR:	Page Table Register (4 bytes)
PCB:	Process Control Block (data structure)
VA:	Virtual Address
RA:	Real Address
TTC:	Total Time Counter
LLC:	Line Limit Counter
TTL:	Total Time Limit
TLL:	Total Line Limit
EM:	Error Message
← :	Loaded/stored/placed into

Interrupt values:

SI = 1 on GD
= 2 on PD
= 3 on H
TI = 2 on Time Limit Exceeded
PI = 1 Operation Error
= 2 Operand Error
= 3 Page Fault

Error Message Coding

EM	Error
0	No Error
1	Out of Data
2	Line Limit Exceeded
3	Time Limit Exceeded
4	Operation Code Error
5	Operand Error
6	Invalid Page Fault

BEGIN
INITIALIZATION
SI = 3, TI = 0

MOS (MASTER MODE)

Case TI and SI of

TI	SI	Action
0	1	READ
0	2	WRITE
0	3	TERMINATE (0)
2	1	TERMINATE (3)
2	2	WRITE, THEN TERMINATE (3)
2	3	TERMINATE (0)

Case TI and PI of

TI	PI	Action
0	1	TERMINATE (4)
0	2	TERMINATE (5)
0	3	If Page Fault Valid, ALLOCATE, update page Table, Adjust IC if necessary, EXECUTE USER PROGRAM Otherwise TERMINATE (6)
2	1	TERMINATE (3,4)
2	2	TERMINATE (3,5)
2	3	TERMINATE (3)

READ:

If next data card is \$END, TERMINATE (1)
Read next (data) card from input file in memory locations RA through RA + 9
EXECUTEUSERPROGRAM

WRITE:

LLC \leftarrow LLC + 1
If LLC > TLL, TERMINATE (2)
Write one block of memory from locations RA through RA + 9 to output file
EXECUTEUSERPROGRAM

TERMINATE (EM):

Write 2 blank lines in output file
Write 2 lines of appropriate Terminating Message as indicated by EM
LOAD

LOAD:

While not e-o-f
 Read next (program or control) card from input file in a buffer
 Control card: \$AMJ, create and initialize PCB
 ALLOCATE (Get Frame for Page Table)
 Initialize Page Table and PTR
 Endwhile
 \$DTA, STARTEXECUTION
 \$END, end-while
 Program Card: ALLOCATE (Get Frame for Program Page)
 Update Page Table
 Load Program Page in Allocated Frame
 End-While

End-While

STOP

STARTEXECUTION:

IC \leftarrow 00
EXECUTEUSERPROGRAM

END (MOS)

EXECUTEUSERPROGRAM (SLAVE MODE):

ADDRESS MAP (VA, RA)

Accepts VA, either computes & returns RA or sets PI \leftarrow 2 (Operand Error) or PI \leftarrow 3 (Page Fault)

LOOP

```
ADDRESSMAP (IC, RA)
If PI  $\neq$  0, End-LOOP (F)
IR  $\leftarrow$  M[RA]
IC  $\leftarrow$  IC+1
ADDRESSMAP (IR[3,4], RA)
If PI  $\neq$  0, End-LOOP (E)
Examine IR[1,2]
    LR:  R  $\leftarrow$  M [RA]
    SR:  R  $\rightarrow$  M [RA]
    CR:  Compare R and M [RA]
        If equal C  $\leftarrow$  T else C  $\leftarrow$  F
    BT:  If C = T then IC  $\leftarrow$  IR [3,4]
    GD:  SI = 1 (Input Request)
    PD:  SI = 2 (Output Request)
    H:   SI = 3 (Terminate Request)
    Otherwise PI  $\leftarrow$  1 (Operation Error)
End-Examine
End-LOOP (X)      X = F (Fetch) or E (Execute)
```

SIMULATION:

```
Increment TTC
If TTC = TTL then TI  $\leftarrow$  2
```

If SI or PI or TI \neq 0 then Master Mode, Else Slave Mode

Question Bank:

1. What is significance of PI?
2. What is use of PTR?
3. What PCB contains?
4. What different errors may occur in a job?
5. When TI would set to 1 / 2?
6. What is a difference between relative ,absolute and logical address?