


Design (UART)

clk = 1MHz

Baudrate = 9600



$$\text{wait count} = \frac{\text{Input clk (freq)}}{\text{Baudrate}}$$

Explanation: $\frac{1}{\text{Baudrate}} \rightarrow 1 \text{ bit per time unit}$

$\underline{\text{1 bit time}} \times \text{i/p clk freq} \rightarrow \text{wait count}$

// Generate trigger.

parameter clk_value = 100_000

parameter baud = 9600

reg bit_done = 0;

integer count = 0;

parameter idle = 0; send = 1, check = 2;

reg [1:0] state = idle;

always @(posedge clk)

begin

if (state == idle)

begin

count <= 0;

end.

else begin

if (count == wait-count)

begin

bit done <= 'b1;

count <= 0;

end.

else begin

~~if (count < wait-count)~~

count <= count + 1;

bit done <= 'b0;

end

end

end.


Stays at idle until the state changes to check or receive.
Eg count stays idle on 0.

After successful wait count the bit transmission is success & again the count turns to be 0.

This increments the count variable till the value reaches wait count, where bit done stays 0.

∴ Here bit-done acts to be as trigger.

For transmission or receive:



//Transmission logic.

reg [9:0] txData;

integer bitIndex = 0;

reg [9:0] shiftx = 0; //for debug

always @ (posedge clk) begin

case (state)

idle: begin

tx <= 1'b1;

txData <= 0;

bitIndex <= 0;

shifttx <= 0;

if (start == 1'b1) begin

txData <= {1'b1, txin, 1'b0};

state <= send;

end

else begin

state <= idle;

end.

end.

send: begin

tx <= txData [bitIndex];

state <= check;

shifttx <= {txData [bitIndex], shifttx [9:1]};

end.

check: begin

if (bitIndex < 2, 9) begin

if (bitDone == 1'b1) begin


begin

state <= send;

bitIndex (= bitIndex + 1);

end

end



```

else begin
    state <= idle;
    bit Index <= 0;
end
end
default: state <= idle
end case
end
assign tx_done = (bit Index == 9 && bit done == 1'b1) ? 1'b1 : 1'b0;

```

// Receiver Logi

```

integer rcount = 0;
integer rindex = 0;
parameter ridle = 0, rwait = 1, rrec = 2, rcheck = 3;

reg [1:0] rstate;
reg [9:0] rxdata;
always @ (posedge clk)
begin
    case (rstate)
        ridle: begin
            rxdata <= 0;
            rindex <= 0;
            rcount <= 0;
            if (rx == 1'b0) begin
                rstate <= rwait;
            end
            else
                begin
                    rstate <= ridle;
                end
        end
        rwait: begin
            if (rcount < wait count / 2) begin // sampling rx data at
                rcount <= rcount + 1; // middle of bit
                rstate <= rwait; // duration
            end
        end
    end case
end

```

```

else
  begin
    rcount <= 0;
    rstate <= rx;
    rxdata <= {rx, rxdata[9:1]};
  end
end

```

```

rxen: begin
  if (rindex < 9)
    begin
      if (bitDone == 1'b1) begin
        rindex <= rindex + 1;
        rstate <= rwait;
      end
    end
  else begin
    rstate <= ridle;
    rindex <= 0;
  end
end

```

```

default: rstate <= ridle;
endcase
end.

```

```

assign rxout = rxdata[8:1];
assign rxdone = (rindex == 9 && bitDone == 1'b1) ? 1'b1 : 1'b0;
endmodule

```

Ports for the module.

```

module (input clk, rst, input [7:0] txin, output tx,
        input rx, output [7:0] rxout, output rxdone, txdone);

```

