UNIT-I

Definition of Microprocessor

Microprocessor is a controlling unit of a micro-computer, fabricated on a small chip capable of performing ALU (Arithmetic Logical Unit) operations and communicating with the other devices connected to it. Microprocessor can be seen in almost all types of electronics devices like mobile phones, printers, washing machines etc. Microprocessors are also used in advanced applications like radars, satellites and flights.

The 8085 microprocessor is an 8-bit processor available as a 40-pin IC package and uses +5 V for power. It can run at a maximum frequency of 3 MHz.

Its data bus width is 8-bit and address bus width is 16-bit, thus it can address $2^{16} = 64$ KB of memory

Features of 8085

- ➤ 8085 is an 8 bit microprocessor, manufactured with N-MOS technology.
- ➤ It has 16-bit address bus and hence can address up to $2^{16} = 65536$ bytes (64KB) memory locations through A0-A15.
- ➤ The first 8 lines of address bus and 8 lines of data bus are multiplexed AD0 AD7. Data bus is a group of 8 lines D0 D7.
- ➤ It supports external interrupt request.8085 consists of 16 bit program counter (PC) and stack pointer (SP).
- ➤ Six 8-bit general purpose register arranged in pairs: BC, DE, HL.
- ➤ It requires a signal +5V power supply and can operate at 3 MHz, 5 MHz and 6 MHz Serial in/Serial out Port.
- ➤ It is enclosed with 40 pins DIP (Dual in line package).

Functional block diagram of 8085/internal architecture of 8085

8085 Bus Structure:

Address Bus:

The address bus is a group of 16 lines generally identified as A0 to A15.

The address bus is unidirectional: bits flow in one direction-from the MPU to peripheral devices.

The MPU uses the address bus to perform the first function: identifying a peripheral or a memory location.

Data Bus:

- The data bus is a group of eight lines used for data flow.
- These lines are bi-directional data flow in both directions between the MPU and memory and peripheral devices.


- ➤ The MPU uses the data bus to perform the second function: transferring binary information.
- The eight data lines enable the MPU to manipulate 8-bit data ranging from 00 to FF (28 = 256 umbers).
- The largest number that can appear on the data bus is 11111111.

Control Bus:

- The control bus carries synchronization signals and providing timing signals.
- ➤ The MPU generates specific control signals for every operation it performs. These signals are used to identify a device type with which the MPU wants to communicate.

Registers of 8085:

- The 8085 have six general-purpose registers to store 8-bit data during program execution.
- These registers are identified as B, C, D, E, H, and L.
- ➤ They can be combined as register pairs-BC, DE, and HL-to perform some 16-bit operations



Accumulator (A):

- The accumulator is an 8-bit register that is part of the arithmetic/logic unit (ALU).
- > This register is used to store 8-bit data and to perform arithmetic and logical operations.
- The result of an operation is stored in the accumulator.

Flags:

- The ALU includes five flip-flops that are set or reset according to the result of an operation.
- The microprocessor uses the flags for testing the data conditions.
 - They are Zero (Z), Carry (CY), Sign (S), Parity (P), and Auxiliary Carry (AC) flags. The most commonly used flags are Sign, Zero, and Carry.

The bit position for the flags in flag register is,

D_7	D ₆	Ds	D ₄	D ₃	D_2	D ₁	D ₀
S	Z		AC		P		CY

1.Sign Flag (S):

- 1. After execution of any arithmetic and logical operation, if D7 of the result is 1, the sign flag is set. Otherwise it is reset.
- 2. D7 is reserved for indicating the sign; the remaining is the magnitude of number.

If D7 is 1, the number will be viewed as negative number. If D7 is 0, the number will be viewed as positive number.

2. Zero Flag (z):

If the result of arithmetic and logical operation is zero, then zero flag is set otherwise it is reset.

3. Auxiliary Carry Flag (AC):

If D3 generates any carry when doing any arithmetic and logical operation, this flag is set. Otherwise it is reset.

4. Parity Flag (P):

If the result of arithmetic and logical operation contains even number of 1's then this flag will be set and if it is odd number of 1's it will be reset.

5. Carry Flag (CY):

If any arithmetic and logical operation result any carry then carry flag is set otherwise it is reset.

Arithmetic and Logic Unit (ALU):

- ➤ It is used to perform the arithmetic operations like addition, subtraction, multiplication, division, increment and decrement and logical operations like AND, OR and EX-OR.
- > It receives the data from accumulator and registers.
- According to the result it set or reset the flags.
- ➤ This 16-bit register sequencing the execution of instructions.
- ➤ It is a memory pointer. Memory locations have 16-bit addresses, and that is why this is a 16-bit register.
- ➤ The function of the program counter is to point to the memory address of the next instruction to be executed.
- ➤ When an opcode is being fetched, the program counter is incremented by one to point to the next memory location.
- ➤ The stack pointer is also a 16-bit register used as a memory pointer.
- ➤ It points to a memory location in R/W memory, called the stack.
- ➤ The beginning of the stack is defined by loading a 16-bit address in the stack pointer (register).

Temporary Register:

It is used to hold the data during the arithmetic and logical operations.

Instruction Register:

When an instruction is fetched from the memory, it is loaded in the instruction register.

Instruction Decoder:

It gets the instruction from the instruction register and decodes the instruction. It identifies the instruction to be performed.

Serial I/O Control:


It has two control signals named SID and SOD for serial data transmission.

- ➤ It has three control signals ALE, RD (Active low) and WR (Active low) and three status signals IO/M(Active low), S0 and S1.
- ➤ ALE is used for provide control signal to synchronize the components of microprocessor and timing for instruction to perform the operation.
- ➤ RD (Active low) and WR (Active low) are used to indicate whether the operation is reading the data from memory or writing the data into memory respectively.
- ➤ IO/M(Active low) is used to indicate whether the operation is belongs to the memory or peripherals.


IO/M (Active Low)	S1	S2	Data Bus Status(Output)
0	0	0	Halt
0	0	1 Memory WRITE	
0	1	0 Memory REA	
1	0	0 1 IOWRIT	
1	1	0	IO READ
0	ű	1	Opcode fetch
1	1	1	Interrupt acknowledge


Interrupt Control Unit:

It receives hardware interrupt signals and sends an acknowledgement for receiving the interrupt signal.



Signal description of 8085/Pin diagram of 8085





8085 is a 40 pin IC, DIP package. The signals from the pins can be grouped as follows

- 1. Power supply and clock signals
- 2. Address bus
- 3. Data bus

- 4. Control and status signals
- 5. Interrupts and externally initiated signals
- 6. Serial I/O ports

1. Power supply and clock frequency signals

- \triangleright Vcc + 5 volt power supply
- > Vss Ground
- ➤ X1, X2: Crystal or R/C network or LC network connections to set the frequency of internal clock generator.
- The frequency is internally divided by two. Since the basic operating timing frequency is 3 MHz, a 6 MHz crystal is connected externally.
- > CLK (output)-Clock Output is used as the system clock for peripheral and devices interfaced with the microprocessor

2. Address Bus:

➤ A8 - A15 (output; 3-state)

It carries the most significant 8 bits of the memory address or the 8 bits of the I/O address;

3. Multiplexed Address / Data Bus:

➤ AD0 - AD7 (input/output; 3-state)

These multiplexed set of lines used to carry the lower order 8 bit address as well as data bus. During the opcode fetch operation, in the first clock cycle, the lines deliver the lower order address A0 - A7.n the subsequent IO / memory, read / write clock cycle the lines are used as data bus. The CPU may read or write out data through these lines.

4. Control and Status signals:

ALE (output) - Address Latch Enable.

This signal helps to capture the lower order address presented on the multiplexed address / data bus.

RD (output 3-state, active low) - Read memory or IO device.

This indicates that the selected memory location or I/O device is to be read and that the data bus is ready for accepting data from the memory or I/O device.

WR (output 3-state, active low) - Write memory or IO device.

This indicates that the data on the data bus is to be written into the selected memory location or I/O device.

➤ IO/M (output) - Select memory or an IO device.

This status signal indicates that the read / write operation relates to whether the memory or I/O device. It goes high to indicate an I/O operation. It goes low for memory operations.

Status Signals:

It is used to know the type of current operation of the microprocessor.

IO/M (Active Low)	sı	S2	Data Bus Status (Output)
,0,	0	0.0	Halt
O	Ō	1,	Memory WRITE
`o`	1	, O .	MemoryREAD
1	Ö	1.	IO WRITE
1	[1·	0	IO READ
, O	-Ĩ	1.	Opcode fetch
:1	1	1.	Interrupt acknowledge

5. Interrupts and externally initiated operations:

They are the signals initiated by an external device to request the microprocessor to do a particular task or work. There are five hardware interrupts called

RESTART INTERRUPTS: These three inputs have the same timing as INTR except they cause an internal RESTART to be automatically inserted. RST 7.5 ~~ Highest Priority RST 6.5 RST 5.5 Lowest Priority

TRAP (Input)

Trap interrupt is a nonmaskable restart interrupt. It is recognized at the same time as INTR. It is unaffected by any mask or Interrupt Enable. It has the highest priority of any interrupt.

On receipt of an interrupt, the microprocessor acknowledges the interrupt by the active low INTA (Interrupt Acknowledge) signal.

Reset In (input, active low)

This signal is used to reset the microprocessor. The program counter inside the microprocessor is set to zero. The buses are tri-stated.

➤ Reset Out (Output)

It indicates CPU is being reset. Used to reset all the connected devices when the microprocessor is reset

➤ Direct Memory Access (DMA):

The CPU controls the data transfer operation between memory and I/O device. Direct Memory Access operation is used for large volume data transfer between memory and an I/O device directly.

HOLD signal is generated by the DMA controller circuit. On receipt of this signal, the microprocessor acknowledges the request by sending out HLDA signal and leaves out the control of the buses. After the HLDA signal the DMA controller starts the direct transfer of data.

HLDA (Output)

HOLD ACKNOWLEDGE indicates that the CPU has received the Hold request and that it will relinquish the buses in the next clock cycle. HLDA goes low after the Hold request is removed. The CPU takes the buses one half clock cycle after HLDA goes low.

➤ READY (input)

Memory and I/O devices will have slower response compared to microprocessors.

Before completing the present job such a slow peripheral may not be able to handle further data or control signal from CPU. The processor sets the READY signal after completing the present job to access the data. The microprocessor enters into WAIT state while the READY pin is disabled.

6. Single Bit Serial I/O ports:

SID (input) - Serial input data line

SOD (output) - Serial output data line

These signals are used for serial communication.

INSTRUCTION SET AND EXECUTION IN 8085

An **instruction** is a command to the microprocessor to perform a given task on a specified data. Each instruction has two parts: one is task to be performed, called the **operation code** (opcode), and the second is the data to be operated on, called the **operand**. The operand (or data) can be specified in various ways. It may include 8-bit (or 16-bit) data, an internal register, a memory location, or 8-bit (or 16-bit) address. In some instructions, the operand is implicit.

Classification based on functionality:

Data transfer operations: This group of instructions copies data from source to destination. The content of the source is not altered.

Arithmetic operations: Instructions of this group perform operations like addition, subtraction, increment & decrement. One of the data used in arithmetic operation is stored in accumulator and the result is also stored in accumulator.

Logical operations: Logical operations include AND, OR, EXOR, NOT. The operations like AND, OR and EXOR uses two operands, one is stored in accumulator and other can be any register or memory location. The result is stored in accumulator. NOT operation requires single operand, which is stored in Accumulator.

Branching operations: Instructions in this group can be used to transfer program sequence from one memory location to another either conditionally or unconditionally.

Machine control operations: Instruction in this group control execution of other instructions and control operations like interrupt, halt etc.

Classification based on length:

One-byte instructions: Instruction having one byte in machine code. Examples are depicted in Table 2.

Two-byte instructions: Instruction having two byte in machine code. Examples are depicted in Table 3

Three-byte instructions: Instruction having three byte in machine code. Examples are depicted in Table 4.

Table 1 Examples of one byte instructions

Opcode	Operand	Machine code/Hex code	
MOV	A, B	78	
ADD	M	86	

Table 2 Examples of two byte instructions

Opcode	Operand	Machine code/Hex code	Byte description
MVI	A, 7FH	3E	First byte
		7F	Second byte
ADI	0FH	C6	First byte
		0F	Second byte

Table 4 Examples of three byte instructions

Opcode	Operand	Machine code/Hex code	Byte description
JMP	9050H	C3	First byte
		50	Second byte
		90	Third byte
LDA	8850H	3A	First byte
		50	Second byte
		88	Third byte

Addressing Modes in Instructions:

The process of specifying the data to be operated on by the instruction is called addressing. The various formats for specifying operands are called addressing modes. The 8085 has the following five types of addressing:

- I. Immediate addressing
- II. Memory direct addressing
- III. Register direct addressing
- IV. Indirect addressing
- V. Implicit addressing

Immediate Addressing:

In this mode, the operand given in the instruction - a byte or word – transfers to the destination register or memory location.

Ex: MVI A, 9AH

The operand is a part of the instruction.

The operand is stored in the register mentioned in the instruction

Memory Direct Addressing:

Memory direct addressing moves a byte or word between a memory location and register.

The memory location address is given in the instruction.

Ex: LDA 850FH

This instruction is used to load the content of memory address 850FH in the accumulator.

Register Direct Addressing:

Register direct addressing transfer a copy of a byte or word from source register to destination register.

Ex: MOV B, C

It copies the content of register C to register B.

Indirect Addressing:

Indirect addressing transfers a byte or word between a register and a memory location.

Ex: MOV A, M

Here the data is in the memory location pointed to by the contents of HL pair. The data is moved to the accumulator.

Implicit Addressing:

In this addressing mode the data itself specifies the data to be operated upon.

Ex: CMA

The instruction complements the content of the accumulator. No specific data or operand is mentioned in the instruction.

INSTRUCTION SET OF 8085

Data Transfer Instructions:

Operand Opeode

Description

Copy from source to destination MOV Rd, Rs

Rd. M

M. Rs

This instruction copies the contents of the source register into the destination register; the contents of the source register are not altered. If one of the operands is a memory location, its location is specified by the contents of

the HL registers Example: MOV B, C or MOV B, M

Move immediate 8-bit

MVI Rd, data M. data

The 8-bit data is stored in the destination register or memory. If the operand is a memory location, its location is specified by the contents of the HL registers.

Example: MVI B, 57 or MVI M, 57

Load accumulator 16-bit address LDA

The contents of a memory location, specified by a 16-bit address in the operand, are copied to the accumulator. The contents of the source are not altered Example: LDA 2034 or LDA XYZ

Load accumulator indirect B D Reg. pair LDAN

The contents of the designated register pair point to a memory location. This instruction copies the contents of that memory location into the accumulator. The contents of either the register pair or the memory location are not altered. Example: LDAX B

Load register pair immediate Reg. pair, 16-bit data LXL

The instruction loads 16-bit data in the register pair designated in the operand Example: LXI H, 2034

Load H and L registers direct 16-bit address

The instruction copies the contents of the memory location pointed out by the 16-bit address into register L and copies the contents of the next memory location into register H. The contents of source memory locations are not altered. Example: LHLD 2040

Push register pair onto stack PUSH Reg. pair

The contents of the register pair designated in the operand are copied onto the stack in the following sequence. pointer register is decremented and the contents of the highorder register (B, D, H, A) are copied into that location. The stack pointer register is decremented again and the contents of the low-order register (C, E, L, flags) are copied to that location. Example: PUSH B or PUSH A

Pop off stack to register pair POP Reg. pair

The contents of the memory location pointed out by the stack pointer register are copied to the low-order register (C, E, L, status flags) of the operand. The stack pointer is incremented by 1 and the contents of that memory location are copied to the high-order register (B, D, H, A) of the operand. The stack pointer register is again incremented by 1. Example: POP H or POP A

Output data from accumulator to a port with 8-bit address

OUT 8-bit port address

The contents of the accumulator are copied into the I/O port specified by the operand. Example: OUT 8

Input data to accumulator from a port with 8-bit address

8-bit port address

The contents of the input port designated in the operand are read and loaded into the accumulator. Example: IN 82

Store accumulator direct STA 16-bit address

The contents of the accumulator are copied into the memory location specified by the operand. This is a 3-byte instruction, the second byte specifies the low-order address and the third byte specifies the high order address.

and the third byte specifies the high-order address.

Example: STA 4350 or STA XYZ

Store accumulator indirect

STAX Reg. pair

The contents of the accumulator are copied into the memory location specified by the contents of the operand (register pair). The contents of the accumulator are not altered.

Example: STAX B

Store H and L registers direct SHLD 16-bit address

The contents of register L are stored into the memory location specified by the 16-bit address in the operand and the contents of H register are stored into the next memory location by incrementing the operand. The contents of registers HL are not altered. This is a 3-byte instruction, the second byte specifies the low-order address and the third byte specifies the

high-order address. Example: SHLD 2470

Exchange H and L with D and E XCHG none

The contents of register H are exchanged with the contents of register D, and the contents of register L are exchanged with

the contents of register E.

Example: XCHG

Copy H and L registers to the stack pointer

SPHL none

The instruction loads the contents of the H and L registers into the stack pointer register, the contents of the H register provide the high-order address and the contents of the L register provide the low-order address. The contents of the H

and L registers are not altered.

Example: SPHL

Exchange H and L with top of stack

XTHL none

The contents of the L register are exchanged with the stack location pointed out by the contents of the stack pointer register. The contents of the H register are exchanged with the next stack location (SP+1); however, the contents of the

stack pointer register are not altered.

Example: XTHL

Arithmetic Instructions:

Opcode Operand Description

Add register or memory to accumulator

ADD R The contents of the operand (register or memory) are M added to the contents of the accumulator and the

added to the contents of the accumulator and the result is stored in the accumulator. If the operand is a memory location, its location is specified by the contents of the HL registers. All flags are modified to reflect the result of the

Example: ADD B or ADD M

Add register to accumulator with carry

ADC R The contents of the operand (register or memory) and

the Carry flag are added to the contents of the accumulator and the result is stored in the accumulator. If the operand is a memory location, its location is specified by the contents of the HL registers. All flags are modified to reflect the result of

the addition.

Example: ADC B or ADC M

Add immediate to accumulator

ADI 8-bit data The 8-bit data (operand) is added to the contents of the

accumulator and the result is stored in the accumulator. All flags are modified to reflect the result of the addition.

Example: ADI 45

Add immediate to accumulator with carry

ACI 8-bit data The 8-bit data (operand) and the Carry flag are added to the

contents of the accumulator and the result is stored in the accumulator. All flags are modified to reflect the result of the

addition. Example: ACI 45

Add register pair to H and L registers

DAD Reg. pair The 16-bit contents of the specified register pair are added to

the contents of the HL register and the sum is stored in the HL register. The contents of the source register pair are not altered. If the result is larger than 16 bits, the CY flag is set.

No other flags are affected.

Example: DAD H

Subtract register or memory from accumulator

SUB R The contents of the operand (register or memory) are

M subtracted from the contents of the accumulator, and the result is stored in the accumulator. If the operand is a

memory location, its location is specified by the contents of the HL registers. All flags are modified to reflect the result of

the subtraction.

Example: SUB B or SUB M

Subtract source and borrow from accumulator

SBB R The contents of the operand (register or memory) and

M the Borrow flag are subtracted from the contents of the

accumulator and the result is placed in the accumulator. If the operand is a memory location, its location is specified by the contents of the HL registers. All flags are modified to

reflect the result of the subtraction. Example: SBB B or SBB M

Subtract immediate from accumulator

SUI 8-bit data The 8-bit data (operand) is subtracted from the contents of the

accumulator and the result is stored in the accumulator. All

flags are modified to reflect the result of the subtraction.

Example: SUI 45

Subtract immediate from accumulator with borrow

SBI 8-bit data The 8-bit data (operand) and the Borrow flag are subtracted

from the contents of the accumulator and the result is stored in the accumulator. All flags are modified to reflect the result

of the subtracion. Example: SBI 45

Increment register or memory by 1

INR R The contents of the designated register or memory) are

M incremented by 1 and the result is stored in the same place. If

the operand is a memory location, its location is specified by

the contents of the HL registers.

Example: INR B or INR M

Increment register pair by 1

INX R The contents of the designated register pair are incremented

by 1 and the result is stored in the same place.

Example: INX H

Decrement register or memory by 1

DCR R M The contents of the designated register or memory are

decremented by 1 and the result is stored in the same place. If the operand is a memory location, its location is specified by

the contents of the HL registers. Example: DCR B or DCR M

Decrement register pair by 1

DCX R

The contents of the designated register pair are decremented

by 1 and the result is stored in the same place.

Example: DCX H

Decimal adjust accumulator

DAA none

The contents of the accumulator are changed from a binary value to two 4-bit binary coded decimal (BCD) digits. This is the only instruction that uses the auxiliary flag to perform the binary to BCD conversion, and the conversion procedure is described below. S, Z, AC, P, CY flags are altered to reflect the results of the operation.

If the value of the low-order 4-bits in the accumulator is greater than 9 or if AC flag is set, the instruction adds 6 to the low-order four bits.

If the value of the high-order 4-bits in the accumulator is greater than 9 or if the Carry flag is set, the instruction adds 6 to the high-order four bits.

Example: DAA

BRANCHING INSTRUCTIONS

Opcode Operand Description

Jump unconditionally

JMP 16-bit address The program sequence is transferred to the memory location

specified by the 16-bit address given in the operand.

Example: JMP 2034 or JMP XYZ

Example: JMP 2034 of JMP A

Jump conditionally

Operand: 16-bit address

The program sequence is transferred to the memory location specified by the 16-bit address given in the operand based on

the specified flag of the PSW as described below.

Example: JZ 2034 or JZ XYZ

Opcode	Description	Flag Status
JC	Jump on Carry	CY = 1
JNC	Jump on no Carry	CY = 0
JP	Jump on positive	S = 0
JM	Jump on minus	S = 1
JZ	Jump on zero	Z = 1
JNZ	Jump on no zero	Z = 0
JPE	Jump on parity even	P = 1
JPO	Jump on parity odd	$\mathbf{P} = 0$

Unconditional subroutine call CALL 16-bit address

The program sequence is transferred to the memory location specified by the 16-bit address given in the operand. Before the transfer, the address of the next instruction after CALL (the contents of the program counter) is pushed onto the stack. Example: CALL 2034 or CALL XYZ

Call conditionally

Operand: 16-bit address

The program sequence is transferred to the memory location specified by the 16-bit address given in the operand based on the specified flag of the PSW as described below. Before the transfer, the address of the next instruction after the call (the contents of the program counter) is pushed onto the stack.

Example: CZ 2034 or CZ XYZ

Opcode	Description	Flag Status
CC	Call on Carry	CY = 1
CNC	Call on no Carry	CY = 0
CP	Call on positive	S = 0
CM	Call on minus	S = 1
CZ	Call on zero	Z = 1
CNZ	Call on no zero	Z = 0
CPE	Call on parity even	P = 1
CPO	Call on parity odd	P = 0

Return from subroutine unconditionally

RET none

The program sequence is transferred from the subroutine to the calling program. The two bytes from the top of the stack are copied into the program counter, and program execution begins at the new address.

Example: RET

Return from subroutine conditionally

Operand: none

The program sequence is transferred from the subroutine to the calling program based on the specified flag of the PSW as described below. The two bytes from the top of the stack are copied into the program counter, and program execution begins at the new address.

Example: RZ

Opcode	Description	Flag Status
RC	Return on Carry	CY = 1
RNC	Return on no Carry	CY = 0
RP	Return on positive	S = 0
RM	Return on minus	S = 1
RZ	Return on zero	Z = 1
RNZ	Return on no zero	Z = 0
RPE	Return on parity even	P = 1
RPO	Return on parity odd	$\mathbf{P} = 0$

Load program counter with HL contents

The contents of registers H and L are copied into the program counter. The contents of H are placed as the high-order byte and the contents of L as the low-order byte.

Example: PCHL

Restart

RST 0-7 The RST instruction is equivalent to a 1-byte call instruction to one of eight memory locations depending upon the number. The instructions are generally used in conjunction with interrupts and inserted using external hardware. However these can be used as software instructions in a program to transfer program execution to one of the eight locations. The addresses are:

Restart Address
000011
0008H
0010H
0018H
0020H
0028H
0030H
0038H

The 8085 has four additional interrupts and these interrupts generate RST instructions internally and thus do not require any external hardware. These instructions and their Restart addresses are:

Restart Address
0024H
002CH
0034H
003CH

LOGICAL INSTRUCTIONS

Description Opcode Operand

Compare register or memory with accumulator

CMP

R M

The contents of the operand (register or memory) are compared with the contents of the accumulator. contents are preserved. The result of the comparison is shown by setting the flags of the PSW as follows:

if (A) < (reg/mem): carry flag is set, s=1 if (A) = (reg/mem): zero flag is set, s=0

if (A) > (reg/mem): carry and zero flags are reset, s=0

Example: CMP B or CMP M

Compare immediate with accumulator

CPI 8-bit data The second byte (8-bit data) is compared with the contents of the accumulator. The values being compared remain unchanged. The result of the comparison is shown by setting the flags of the PSW as follows:

if (A) < data: carry flag is set, s=1 if (A) = data: zero flag is set, s=0

if (A) > data: carry and zero flags are reset, s=0

Example: CPI 89

Logical AND register or memory with accumulator

ANA R

M

The contents of the accumulator are logically ANDed with the contents of the operand (register or memory), and the result is placed in the accumulator. If the operand is a memory location, its address is specified by the contents of HL registers. S, Z, P are modified to reflect the result of the operation. CY is reset. AC is set.

Example: ANA B or ANA M

Logical AND immediate with accumulator

ANI 8-bit data

The contents of the accumulator are logically ANDed with the 8-bit data (operand) and the result is placed in the accumulator. S, Z, P are modified to reflect the result of the

operation. CY is reset. AC is set.

Example: ANI 86

Exclusive OR register or memory with accumulator

XRA R The contents of the accumulator are Exclusive ORed with

M the contents of the operand (register or memory), and the result is placed in the accumulator. If the operand is a memory location, its address is specified by the contents of

memory location, its address is specified by the contents of HL registers. S, Z, P are modified to reflect the result of the

operation. CY and AC are reset. Example: XRA B or XRA M

Exclusive OR immediate with accumulator

XRI 8-bit data The contents of the accumulator are Exclusive ORed with the

8-bit data (operand) and the result is placed in the accumulator. S, Z, P are modified to reflect the result of the

operation. CY and AC are reset.

Example: XRI 86

Logical OR register or memory with accumulaotr

ORA R The contents of the accumulator are logically ORed with

the contents of the operand (register or memory), and the result is placed in the accumulator. If the operand is a memory location, its address is specified by the contents of HL registers. S, Z, P are modified to reflect the result of the

operation. CY and AC are reset. Example: ORA B or ORA M

Logical OR immediate with accumulator

ORI 8-bit data The contents of the accumulator are logically ORed with the

8-bit data (operand) and the result is placed in the accumulator. S, Z, P are modified to reflect the result of the

operation. CY and AC are reset.

Example: ORI 86

Rotate accumulator left

M

RLC none Each binary bit of the accumulator is rotated left by one

position. Bit D7 is placed in the position of D0 as well as in the Carry flag. CY is modified according to bit D7. S, Z, P,

AC are not affected. Example: RLC

Rotate accumulator right

RRC none Each binary bit of the accumulator is rotated right by one

position. Bit D₀ is placed in the position of D₇ as well as in the Carry flag. CY is modified according to bit D₀. S, Z, P,

AC are not affected. Example: RRC

Rotate accumulator left through carry

RAL none Each binary bit of the accumulator is rotated left by one

position through the Carry flag. Bit D7 is placed in the Carry flag, and the Carry flag is placed in the least significant position D0. CY is modified according to bit D7. S, Z, P, AC

are not affected. Example: RAL

Rotate accumulator right through earry

RAR none Each binary bit of the accumulator is rotated right by one

position through the Carry flag. Bit D₀ is placed in the Carry flag, and the Carry flag is placed in the most significant position D₇. CY is modified according to bit D₀. S, Z, P, AC

are not affected. Example: RAR

Complement accumulator

CMA none The contents of the accumulator are complemented. No flags

are affected. Example: CMA

Complement carry

CMC none The Carry flag is complemented. No other flags are affected.

Example: CMC

Set Carry

STC none The Carry flag is set to 1. No other flags are affected.

Example: STC

CONTROL INSTRUCTIONS

Opcode Operand Description

No operation

NOP none No operation is performed. The instruction is fetched and

decoded. However no operation is executed.

Example: NOP

Halt and enter wait state

HLT none The CPU finishes executing the current instruction and halts

any further execution. An interrupt or reset is necessary to

exit from the halt state.

Example: HLT

Disable interrupts

DI none The interrupt enable flip-flop is reset and all the interrupts

except the TRAP are disabled. No flags are affected.

Example: DI

Enable interrupts

El none The interrupt enable flip-flop is set and all interrupts are

enabled. No flags are affected. After a system reset or the acknowledgement of an interrupt, the interrupt enable flip-flop is reset, thus disabling the interrupts. This instruction is

necessary to reenable the interrupts (except TRAP).

Example: EI

TIMING DIAGRAM

Timing Diagram is a graphical representation. It represents the execution time taken by each instruction in a graphical format. The execution time is represented in T-states.

Instruction Cycle

The time required to execute an instruction is called instruction cycle.

Machine Cycle

The time required to access the memory or input/output devices is called machine cycle.

T-State

The machine cycle and instruction cycle takes multiple clock periods.

A portion of an operation carried out in one system clock period is called as T-state.

Machine cycles of 8085

The 8085 microprocessor has 5 (seven) basic machine cycles. They are


- 1. Opcode fetch cycle (4T)
- 2. Memory read cycle (3 T)
- 3. Memory write cycle (3 T)
- 4. I/O read cycle (3 T)
- 5. I/O write cycle (3 T)

1.Opcode fetch machine cycle of 8085:

Each instruction of the processor has one byte opcode.

The opcodes are stored in memory. So, the processor executes the opcode fetch machine cycle to fetch the opcode from memory. Hence, every instruction starts with opcode fetch machine cycle. The time taken by the processor to execute the opcode fetch cycle is 4T.

In this time, the first, 3 T-states are used for fetching the opcode from memory and the remaining T-states are used for internal operations by the processor.




2. Memory Read Machine Cycle of 8085:

The memory read machine cycle is executed by the processor to read a data byte from memory.


The processor takes 3T states to execute this cycle.

The instructions which have more than one byte word size will use the machine cycle after the opcode fetch machine cycle.




3. Memory Write Machine Cycle of 8085

The memory write machine cycle is executed by the processor to write a data byte in a memory location. The processor takes, 3T states to execute this machine cycle.




4.I/O Read Cycle of 8085



5 .I/O Write Cycle:

The I/O write cycle is executed by the processor to write a data byte to I/O port or to a peripheral, which is I/O mapped in the system. The processor takes three T-states to execute this machine cycle.



EX: Timing diagram for STA 526AH

STA means Store Accumulator -The contents of the accumulator is stored in the specified address(526A).


The opcode of the STA instruction is said to be 32H. It is fetched from the memory 41FFH(see fig). - OF machine cycle

Then the lower order memory address is read(6A). - Memory Read Machine Cycle

Read the higher order memory address (52).- Memory Read Machine Cycle

The combination of both the addresses are considered and the content from accumulator is written in 526A. - Memory Write Machine Cycle

Assume the memory address for the instruction and let the content of accumulator is C7H. So, C7H from accumulator is now stored in 526A.



EX:Timing diagram for INR M

Fetching the Opcode 34H from the memory 4105H. (OF cycle)

Let the memory address (M) be 4250H. (MR cycle -To read Memory address and data)

Let the content of that memory is 12H.

Increment the memory content from 12H to 13H. (MW machine cycle)