

RZ/V2H Group

R01DS0429EJ0120 Rev.1.20 Mar 7, 2025

Section 1 Overview

1.1 Features

This LSI includes 1.8 GHz Quad Arm® Cortex®-A55 on-chip FPU, NeonTM, L1-caches and L3-cache, 800 MHz Dual Arm® Cortex®-R8 on-chip FPU, TCM, and L1-cache, 200MHz Arm® Cortex®-M33 on-chip FPU and DSP-extension, DRP-AI, MaliTM-G31 (GE3D), MaliTM-C55 (ISP), 6 MB of on-chip SRAM, 2ch GbEthernet MAC, USB2.0, USB3.2 Gen 2x1, 4-MIPI® CSI-2® camera input interface, 1-MIPI® DSI® video output interface, PCIe® Gen3 4Lane or 2-2Lane (EP/RC), various communication interfaces such as xSPI, eMMCTM, I2S (TDM), I3C®, PDM, and security functions.

■ CPU

- On-chip Quad 64-bit Arm® Cortex®-A55 Core processors
 Application processing (up to 1.8 GHz)
- On-chip Dual 32-bit Arm® Cortex®-R8 (MPCoreTM) processors
 Real-time processing (up to 800 MHz)
- 32-bit Arm® Cortex®-M33 processor
 System management (up to 200 MHz)

■ Accelerator engines

- AI accelerator (dynamically reconfigurable processor for AI (DRP-AI))
- Dynamically reconfigurable processor (DRP)
- 3D graphics engine (GE3D) (option)
- Image signal processor (ISP) (option)
- Image scaling unit (ISU)
- Video codec unit (VCD)

On-chip SRAM and external memory interfaces

- On-chip shared SRAM (6-Mbyte on-chip SRAM with ECC)
- External DDR memory interface
 - 2-channel memory controller for LPDDR4-3200 or LPDDR4X-3200 with a 32-bit bus width
- xSPI interface
- SDHI (eMMC/SD (1-, 4-, 8-bit bus width) supported)

■ Boot

Selectable boot CPU from Cortex®-M33 or Cortex®-A55

■ Extended-function timers

- 32-bit general-purpose timer (16 ch.)
- 32-bit CMTW (8 ch.)

Various communication/storage/network interfaces

- Ethernet (2 ch.: 10/100/1000 BASE)
- USB2.0 (1 ch.: Host/Function, 1 ch.: Host-only)
- USB3.2 Gen2 × 1 (2 ch.: Host-only)
- PCIe Gen3 (1, 2, or 4 lanes × 1 pair or 1 or 2 lanes × 2 pairs)
- MIPI CSI-2 (4 ch.: 1, 2, or 4 lanes)
- MIPI DSI (1 ch.: 1, 2, or 4 lanes)
- CAN/CANFD (compliant with ISO11898-1) (6 ch.)
- SCI (10 ch.: UART/SPI/I2C-host)
- SPI (3 ch.)
- I2C (9 ch.)
- I3C (1 ch.)

■ Audio

- Asynchronous sampling rate converter unit (SCU) (up to 192 kHz)
- DMAC for Audio (ADMAC) is available to transfer audio formats of I2S with SCU.
- Flexible audio clock generator (ADG) for audio functions.
- 12S (TDM) input/output interfaces (half-duplex 10 ch.; full-duplex 5 ch.)
- SPDIF input/output interfaces (3 ch.)
- Pulse density modulation (PDM) input interfaces (6 ch.)

■ Analog/Digital converter (ADC) and sensors

- 2.5 Msps 12-bit ADC (8 ch.)
- Internal temperature sensors (2 ch.)

■ Security

• Hardware cryptographic engine (option)




Figure 1.1-1 Diagram of Functional Overview

1.2 Product Lineup

Table 1.2-1 Product Lineup

Group	Name	Part Number	GE3D	Security	ISP
RZ/V2H	RZ/V2H	R9A09G057H41GBG	N/A	N/A	N/A
		R9A09G057H42GBG	Available (Mali-G31)	_	
		R9A09G057H45GBG	N/A	Available	_
		R9A09G057H46GBG	Available (Mali-G31)	_	
	RZ/V2HP	R9A09G057H44GBG	Available (Mali-G31)	N/A	Available (Mali-C55)
		R9A09G057H48GBG	Available (Mali-G31)	Available	_

Note: "#ACx" or "#BCx" is added to the end of part numbers. "#ACx" is packaged in the individual tray, and "#BCx" is packaged in the full carton.

1.3 Functions

The following tables list the functions of this LSI.

Table 1.3-1 CPU

Item	Description
Application Processor	 Arm Cortex-A55 Quad Core 1.8 GHz with 0.9 V, 1.1 GHz with 0.8 V
Cortex-A55	 L1 I-cache 32 Kbytes (with parity) and D-cache 32 Kbytes (with ECC) per core
(CA55)	● L2 cache: 0 Kbyte
	 L3 cache: 1 Mbyte (with ECC)*¹
	MMU supported
	 Neon™ and FPU supported
	 Cryptographic extension supported (for security-supported products only)
	Armv8-A architecture
Realtime Processor	Arm Cortex-R8 Dual MPCore 800 MHz
Cortex-R8	 L1 I-cache 32 Kbytes (with ECC) and D-cache 32 Kbytes (with ECC) pre core
(CR8)	 I-TCM 128 Kbytes (with ECC) and D-TCM 128 Kbytes (with ECC) pre core
	 VFPv3, double precision
	Armv7-R architecture
	No support for dual-link lock-step technology
System Manager	Arm Cortex-M33 processor 200 MHz
Cortex-M33	FPU supported
(CM33)	DSP extension supported
	Security extension supported
	Armv8-M architecture
Debug Interface	Arm® CoreSight® architecture
	JTAG and SWD interfaces supported
	ETF: Total of 60 Kbytes for program flow tracing
	 JTAG disabling supported (option)
Boundary Scan	Boundary scan based on IEEE 1149.1 via the JTAG interface is supported.
	 Note that some module pins are not available on this boundary scan.

Note 1. The maximum operating frequency of the L3 cache is 1.26 GHz.

Table 1.3-2 Accelerator Engines

Item	Description
Dynamically reconfigurable processor (DRP)	• DRP (DRP1)
Al accelerator	• DRP-AI (AI-MAC + DRP0)
(DRP-AI)	Up to 8 dense TOPS
	Up to 80 sparse TOPS
3D Graphics Engine	Arm Mali-G31
(GE3D)	One single-pixel shader core
(option)	8-Kbyte L2 cache
	 OpenGL ES[™] 1.1, 2.0, and 3.2 supported
	OpenCL 2.0 full profile supported
Image Signal Processor	Arm Mali-C55
Unit	• 1 unit, supporting 4K
(ISP)	Maximum pixel rate: 630 Mpixels/s
(option*)	Supports the functions below:
*D7//01/D anh	 Black level correction
*RZ/V2HP only	WB gain
	 Defect pixel correction
	 Color correction
	 Gamma correction
	 Edge enhancement and sharpness filter
	 Down-scaling and cropping
	 Dynamic range correction
	- 2-exprosure HDR
	 Shading correction
	 Supports input formats: RAW8, 10, 12, 14, 16, 20
	Supports output formats: YUV422, YUV420, RGB
Image Scaling Unit	Scaling down function with bilinear interpolation
(ISU)	• Input image size (max): 4096 × 4096
	• Output image size (max): 4096 x 4096
	 Supports color format: RGB/ARGB, YCbCr/YUV, RAW (Grayscale)
Video Codec Unit	H.264/H.265 codec module
(VCD)	Support for encoding and decoding
	- H.264/AVC
	(High Profile, level 4.2; Main Profile, level 4.2; Baseline Profile, level 4.2)
	- H.265/HEVC (Main Profile, level 5)
	Maximum size
	- (H.264) $1920 \times 1080 \times 60 \text{ fps}^{*1}$
	– (H.265)
	$3840 \times 2160p \times 30 \text{ fps}^{*1}$
	• I-/P-slice supported for H.264/H.265 encoding and decoding

Note 1. Maximum frame rate for this size. The number of streams can be defined within this specification by software.

Table 1.3-3 On-chip SRAM and External Memory Interfaces

Item	Description
System RAM	• 6 Mbytes (with ECC)
External Bus Controller for LPDDR4/4X SDRAM (DDR)	 2 channels Support for LPDDR4-3200 and LPDDR4X-3200 Bus width: 32-bits In line ECC (16 ECC regions) supported (support for error detection interrupts)*1 Memory size: Up to 16 Gbytes (8 Gbytes per channel) Auto-refresh, self-refresh, and IO retention supported Memory access protection for secure regions using TZC-400 (Arm® TrustZone® supported)
xSPI Controller (xSPI)	 1 channel (2 chip select signals) Compliant with the xSPI protocol Protocol mode 1, 4, or 8 pins with SDR or DDR (1S-1S-1S, 4S-4D-4D, 8D-8D-8D)*1 2 or 4 pins with SDR (1S-2S-2S, 2S-2S-2S, 1S-4S-4S, 4S-4S-4S) Support for XiP mode Support for up to 256-Mbyte address space (support for up to 128M bytes per channel address space in boot sequence)
SD Card Host Interface/ Multimedia Card Interface (SD/MMC)	 3 channels Channel 0 supports SDHI and e-MMC. Channels 1 and 2 support SDHI. SD memory I/O card interface (1-bit or 4-bit SD bus) SD, SDHC and SDXC SD memory card access supported Compliant with SD specification version 3.01 Default, high-speed, UHS-I/SDR50, SDR104 and DDR50 transfer modes supported Error check function: CRC7 (command), CRC16 (data) Support for card detection and write protection MMC interface (1-bit, 4-bit, or 8-bit MMC bus) e-MMC device access supported Compliant with eMMC 4.51 High-speed, HS200 and HS-DDR transfer modes supported

Note 1. This function is supported by the devices other than "#AC0" and "#BC0". "#AC0" and "#BC0" do not support it (see to **Table 1.2-1**).

Table 1.3-4 Boot

Item	Description
Boot	 Boot CPU selectable as CA55 and CM33
	CM33 boot
	 Boot mode 2: Booting from a serial flash memory connected to the xSPI bus space
	 Boot mode 3: Booting from SCIF download
	• CA55 boot
	 Boot mode 0: Booting from eSD
	 Boot mode 1: Booting from eMMC
	 Boot mode 2: Booting from a serial flash memory connected to the xSPI bus space
	 Boot mode 3: Booting from SCIF download
	Note: 1.8 V or 3.3 V selectable for eMMC and xSPI interfaces.

Table 1.3-5 System, Data Transfer, Enhanced Interrupt Controller Unit, Clock Functions

Item	Description
Direct Memory Access	80 channels
Controller	 Transfer modes: Single transfer mode and block transfer mode
(DMAC)	 LINK mode (DMA transfer under descriptor control) supported
	• Transfer size: 1, 2, 4, 8, 16, 32, 64, or 128 bytes
	 Transfer request: Software trigger, external DMA requests (DREQ) and interrupt requests from peripheral functions
	 A specific DMA transfer interval can be specified to adjust the bus occupancy.
Clock Pulse Generator	 Generates the clocks from an external clock or external resonator (24 MHz).
(CPG)	– Maximum CA55 clock: 1.8 GHz (0.9 V), 1.1GHz (0.8 V)
	 Maximum CR8 clock: 800 MHz
	- Maximum CM33 clock: 200 MHz
	– Maximum DDR clock: 800 MHz (LPDDR4/4X-3200)
	 Maximum GE3D clock: 630 MHz
	- Maximum ISP clock: 630 MHz
	– Maximum H.264/H.265 clock: 400 MHz
	 Maximum system bus clock: 400 MHz
	 SSC (spread spectrum clock) supported
Interrupt Controller	 Arm® CoreLink® generic interrupt controller (GIC-600) for CA55
(GIC)	32 priority levels available
	 Nested vectored interrupt controller (NVIC) for CM33
	 Integrated interrupt controller (NVIC) for CR8
	 External Interrupt pins (NMI, IRQ0 to IRQ15, and TINT0 to TINT31)
	On-chip peripheral Interrupts: Priority level set for each module
Event Link Controller	 Up to 455 event signals can be interlinked with the operation of modules.
(ELC)	 In particular, the operation of timer modules can be started by input event signals.
	 Event-linked operation of signals of 16 port pins,P60 to 67 and P80 to 87, is to be possible.
Error Controller	 Error events from CPU and peripherals are captured and merged to interrupt with mask for CA55 and CM33 respectively.
	System reset can be generated by error events.
Message Handling Unit	Message handling function between each core of CA55, CR8 and CM33
(MHU)	 Assert interrupts to inform messages and responses from/to every core

Table 1.3-6 Various Communication/Storage/Network Interfaces (1/3)

Table 1.3-6 Various	s Communication/Storage/Network Interfaces (1/3)
Item	Description
USB3.2 Host (USB3)	 2 channels Compliant with USB3.2 Gen2 x 1 Maximum rate: 10 Gbps Support for control, bulk, interrupt, and isochronous transfer Internal dedicated DMA
USB2.0 Host/Function (USB2)	 2 channels (ch. 0: Host/Function; ch. 1: Host-only) Compliant with USB2.0 Support for On-The-Go (OTG) functionality (ch. 0 only) Support for control, bulk, interrupt, and isochronous transfer Internal dedicated DMA
PCIe Express® 3.0 (PCIE)	 PCle Gen3 Root complex or Endpoint selectable Lane configuration selectable from below: 1, 2, or 4 lanes × 1 channel 1 or 2 lanes × 2 channels
MIPI CSI-2 Interface with camera image processing (CRU)	 4 channels Number of lanes: 1, 2, or 4 lanes per channel Maximum bandwidth: 2.1 Gbps per lane Support for the throughput up to 4K RAW12 60 fps Support for 4 virtual channels selected from VC0 to VC15 Support for input data formats: YUV422 8 bits or 10 bits RGB444, RGB555, RGB565, RGB666, RGB888 RAW6, RAW7, RAW8, RAW10, RAW12, RAW14, RAW16, RAW20 YUV420 8-bits or 10-bits (image processing not supported) Legacy YUV420 8-bits (image processing not supported) YUV420 8-bits or 10-bits (chroma shifted pixel sampling) (image processing not supported) User defined byte-based data The other formats from the MIPI CSI-2 interface can also be output without image processing. Generic long packet data types 1 to 4 User defined 8-bit data types 1 to 8
MIPI DSI Interface with LCD controller (LCDC)	 1 channel Number of lanes: 1, 2, or 4 lanes Support for the throughput up to 1920 x 1200 RGB888 60 fps Support for the throughput up to 1280 x 1024 RGB888 120 fps Maximum bandwidth: 1.5 Gbps per lane Support for 2-plane blending (with the ability to blend 2 differently sized images) Support for image processing: Dither processing (RGB666) Clipping RGB gamma correction LUT Support for input data formats: RGB565, RGB666, RGB888 ARGB1555, ARGB4444, ARGB8888 YUV (YcbCr) 444 8-bits, YUV (YcbCr) 422 8-bits, YUV (YcbCr) 420 8-bits Support for output data formats: RGB666, RGB888

Table 1.3-6 Various Communication/Storage/Network Interfaces (2/3)

Item	Description
Gigabit Ethernet Interface (GBETH)	 2 channels Compliant with IEEE802.3 Compliant with IEEE802.1Qav, IEEE802.1Qat, and IEEE802.1AS Compliant with IEEE1588-2008 with nano second timer in ch. 0 (main) and ch. 1 (sub) Support for 10BASE, 100BASE, and 1000BASE Support for full duplex and half duplex Support for RGMII and MII Interfaces
CANFD Interface (CANFD)	 6 channels CAN-FD ISO 11898-1 (2015) compliant Support for up to 8 MHz with payload transfer Message buffer 64 transmit message buffers per channel 256 shared buffers for RXMB and FIFO buffers per channel
I3C Bus Interface (I3C)	 1 channel Support for 1.2 V and 1.8 V Master or Slave mode selectable Support for the multi-master Compliant with MIPI I3C v1.0 and I3C Basic v1.0 The following functions are not supported: Bridge device (I3C v1.0 and I3C Basic v1.0) Asynchronous timing control async mode 2 & 3 (I3C v1.0) Support for DMAC and event linking
I2C Bus Interface (RIIC)	 9 channels Master or Slave mode selectable Support for the multi-master Support for Standard mode (100 kHz), Fast mode (400 kHz), and Fast mode+ (1 MHz) Support for DMAC and event linking
Renesas Serial Communication Interface (RSCI)	10 channels 6 communication modes Asynchronous interfaces 8-bit clock synchronous interface Simple IIC (host-only) Simple SPI (with one chip select signal) Smart card interface Simple LIN (expanded SCIX mode) 32-stage FIFO registers for transmission and reception Clock source selectable from among four internal clock signals Bit rate specifiable with the on-chip baud rate generator Full-duplex and half-duplex communications Data length: 7 to 9 bits Bit-rate modulation Double speed mode Loopback function to enable self-diagnosis Support for DMAC and event linking Support for CRC calculation by the CRC unit

Table 1.3-6 Various Communication/Storage/Network Interfaces (3/3)

Item	Description
Renesas Serial Peripheral Interface (RSPI)	·
CRC Calculator (CRC)	 1 channel CRC code generation for arbitrary amounts of data in 8-, 16-, or 32-bit units Select any of four generating polynomials: X32+X26+X23+X22+X16+X12+X11+X10+X8+X7+X5+X4+X2+X+1 (CRC-32) X32+X28+X27+X26+X25+X23+X22+X20+X19+X18+X14+X13+X11+X10+X9+X8+X6+1 (CRC-32C) X16+X15+X2+1(CRC-16) X16+X12+X5+1 (CRC-CCITT) X8+X2+X+1 (CRC-8) Support for RSCI and RSPI interfaces
Serial Communication Interface with FIFO (SCIF)	 1 channel Asynchronous mode Simultaneous transmission and reception (full-duplex communication) supported Dedicated baud-rate generator Separate 16-byte FIFO registers for transmission and reception

Table 1.3-7 Extended-Function Timers

Item	Description
General-Purpose Timer	• 32 bits × 16 channels
(GPT)	• Counting up or down (sawtooth-wave), counting up and down (triangle-wave) selectable for all channels
	2 input/output pins per channel
	2 output compare/input capture registers per channel
	 For the 2 output compare/input capture registers of each channel, 4 registers are provided as buffer registers and are capable of operating as comparison registers when buffering is not in use.
	 In output compare operation, buffer switching can be at peaks or troughs, enabling the generation of laterally asymmetrically PWM waveforms.
	 Registers for setting up frame intervals on each channel (with capability for generating interrupts on overflow or underflow)
	 Enabling synchronized operation of the several counters between 2 units
	 Modes of synchronized operation (synchronized, or displaced by desired times for phase shifting)
	 Generation of dead times in PWM operation
	 Automatic generation of three-phase PWM waveforms incorporating dead times through the combination of three counters
	 Starting, clearing, and stopping counters in response to external or internal triggers
	 Internal trigger sources: Software and compare-match
	 Generation of triggers for A/D converter conversion
	 Digital noise filter functions for signals on the input capture and external trigger pins
	Event linking by the ELC
	Support for phase counting mode
Port Output Enable for	Controlling the output disable for GPT waveform output
GPT	Initiation by input level detection of GTETRG pins
(POEG)	Initiation by an output disable request from GPT
	 Initiation by detection of oscillation stopping or by software
Compare Match Timer W	• 32 bits × 8 channels
(CMTW)	• Compare-match, input-capture input, and output-comparison output are available (ch. 0 to ch. 3)
	 Interrupt requests can be output in response to compare-match, input-capture, and output-comparison events
Watchdog Timer	• 4 channels
(WDT)	A counter underflow can reset the LSI.
General Timer	• 32 bits × 8 channels
(GTM)	Two operating modes:
,	- Interval timer mode
	Free-running comparison mode
Real Time Clock	A 100-year calendar from 2000 to 2099
(RTC)	BCD code display
-/	Clock source is an oscillator dedicated to RTC (32.768-kHz)
	Automatic adjustment function for leap years
	Alarm function

Table 1.3-8 Audio

Item	Description
Sampling Rate Converter Unit (SCU)	 10 channels Sampling rate: Up to192 kHz Asynchronous/synchronous sampling rate conversions are available. Support for resolutions of up to 24 bits High-sound-quality type (THD + N*¹ is −132 dB) and general-sound-quality type (THD + N*¹ is −96 dB) Automatically generates antialiasing filter coefficients Four modules support one, two, four, six, or eight channels, and six modules support one or two channels.
Audio Clock Generator Unit (ADG)	Note 1. Total harmonic distortion plus noise Supplies clock signals to the SSIU, SCU and SPDIF module.
Direct Access Memory Controller for Audio (ADMAC)	 Allows transfer of L/R data via I2S 29 channels Controls data transfer between the audio modules (SSIU, SCU)
Serial Sound Interface Unit (SSIU)	 10 channels for half-duplex communication with transmit or receive function 5 channels for full-duplex communication (full-duplex pairing: ch. 0 & 9, ch.1 & 2, ch. 3 & 4, ch. 5 & 6, ch. 7 & 8) Support for I2S, monaural, and TDM audio formats Support for master and slave functions Generation of programmable word clocks and bit clocks Multi-channel formats Support for 8, 16, 18, 20, 22, 24, and 32-bit data formats Support for WS (word select) signal continuation with which the WS signal is not stopped Support for DMAC
SPDIF Interface (SPDIF)	 3 channels Support for the IEC 60958 standard (stereo and consumer use modes only) Sampling frequencies of 32 kHz, 44.1 kHz, and 48 kHz Audio word sizes of 16 to 24 bits per sample Bi-phase mark encoding Double buffered data Parity encoded serial data Support for DMAC
Pulse Density Modulation (PDM)	 6 channels Direction: Input Sampling rate: 8, 10, 12, 15, 16, 20, 24, 25, 30, 40, or 48 kHz Capable of filtering 1-bit digital input data and converting them into 20-bit or 16-bit digital data Support for the stereo microphone (L/R sampling by rising/falling clock edge) Support for the sound activity detector to wake up CPU from WFI Support for DMAC

Table 1.3-9 12-bit Analog to Digital Converter

Item	Description
A/D Converter	8 channels
(ADC0)	• Resolution: 12 bits
	Input range: 0 V to 1.8 V
	Conversion rate: 2.5 Msps, 2.0 Msps, 1.0 Msps, 0.5 Msps, 0.25 Msps
	 Operation mode: Single scan, continuous scan, group scan
	 Condition for starting A/D conversion
	 Software trigger
	 Asynchronous trigger: External ADTRG trigger supported
	 Synchronous trigger: ELC and GPT timers
	 Interrupt sources: A/D scan end, window compare match, compare match/mismatch, data register overwrite

Table 1.3-10 Internal Sensors

Item	Description
Temperature Sensor Unit	2 channels for internal temperature
(TSU)	 Includes a 12-bit A/D convertor per unit
	• Resolution: 0.0625°C/code
	• Rang: -40°C to 125°C
	• Precision: ±5°C
	Conversion rate: 14.9 ksps
	Operation mode: Single scan
	Condition for starting measurement
	- Software trigger
	 Synchronous trigger: ELC
	Interrupt sources: Conversion end, window compare match

Table 1.3-11 Security

Item	Description
Trusted Secure IP	Security algorism
(option)	Common key encryption: AES
	 Non-common key encryption: RSA, ECC
	Other features
	 TRNG (true-random number generator)
	 Hash value generation: SHA-1, SHA-224, SHA-256, GHASH
	 Support for unique ID

Table 1.3-12 General-Purpose I/O Pins

Item	Description
General-purpose I/O ports	Multiple I/O pins: 86 pins
(GPIO)	Selectable: Pulling up or down by register settings
	Selectable: N-ch. open-drain mode, Schmitt mode
	• 3.3-V tolerant pins available for use: 75
	• 1.8-V tolerant pins available for use: 2
	 Selectable IO-voltages for eight power blocks (7 blocks: 1.8 V or 3.3 V; 1 block: 1.2 V or 1.8 V)

Table 1.3-13 Power Supply Voltage

Item	Description
Power supply voltage	• VDD (core): 0.8 V
	• VDD (CA55): 0.8 V or 0.9 V
	• VDD (ADC, TSU, OTP): 1.8 V
	 VDD (DDR IO): 1.1 V, 0.6 V (only 0.6 V: for LPDDR4X)
	 VDD (MIPI DPHY): 1.2 V, 1.8 V (only 1.8 V: for MIPI CSI-2)
	 VDD (others): 1.8 V, 3.3 V

Table 1.3-14 Temperature Range

Item	Description
Junction temperature (Tj)	• -40°C to +125°C

Table 1.3-15 Quality Level

Item	Description
Quality level	Industrial usage, etc.

Table 1.3-16 Package

Item	Description
Package	• 1368-pin FCBGA, 19-mm square, 0.50-mm pitch

1.4 Block Diagram




Figure 1.4-1 Block Diagram

Table 1.4-1 List of Units (1/2)

Unit Name	st of Units (1/2)
ADG — Audio clock generator ADMAC — DMAC for audio CA55 — Arm Cortex-AS5 CANFD CANFD0 CAN-FD interface CM33 — Arm Cortex-M33 CMTW CMTW0 to CMTW7 Compare match timer CPG — Clock pulse generator CR8 — Arm Cortex-R8 CRC — CRC operation unit CRU CRU0 to CRU3 Camera data receive unit (MIPI CSI-2 CST — Debug interface (Arm CoreSight) DDR DDRO, DDR1 LPDDR4/4X controller DMAC DMAC0 to DMAC4 (each 16 ch.) Direct memory access (DMA) controll DRP DRP1 Dynamically reconfigurable processor DRP-AI DRP0 and Al-MAC Al accelerator ELC — Event link controller GBETH GBETHO, GBETH1 Gigabit Ethernet interface GE3D — 3D graphics engine GIC — General purpose timer GTM GFTO, GPT1 (each 16 ch	Unit Num
ADMAC — DMAC for audio CA55 — Arm Cortex-A55 CANFD CANFD0 CAN-FD interface CM33 — Arm Cortex-M33 CMTW CMTW0 to CMTW7 Compare match timer CPG — Clock pulse generator CRB — Arm Cortex-R8 CRC — CRC operation unit CRU CRU0 to CRU3 Camera data receive unit (MIPI CSI-2 CST — Debug interface (Arm CoreSight) DDR DDR0, DDR1 LPDDR4/4X controller CST — Debug interface (Arm CoreSight) DDR DDR0, DDR1 LPDDR4/4X controller DMAC DMAC0 to DMAC4 (each 16 ch.) Direct memory access (DMA) controller DRP DRP1 Dynamically reconfigurable processor ELC — Event link controller BETH GBETH0, GBETH1 Gigabit Ethernet interface GE3D — 3D graphics engine GIC — General timer GPT GPT0, GPT1 (each 16 c	ADC0
CAS5 — Arm Cortex-A55 CANFD CANFD0 CAN-FD interface CM33 — Arm Cortex-M33 CMTW CMTW0 to CMTW7 Compare match timer CPG — Clock pulse generator CRB — Arm Cortex-R8 CRC — CRC operation unit CRU CRU0 to CRU3 Camera data receive unit (MIPI CSI-2 CST — Debug interface (Arm CoreSight) DDR DDR0, DDR1 LPDDR4/4X controller DMAC DMAC0 to DMAC4 (each 16 ch.) Direct memory access (DMA) controll DRP DRP1 Dynamically reconfigurable processor DRP DRP1 Dynamically reconfigurable processor ELC — Event link controller ELC — Event link controller GBETH GBETH0, GBETH1 Gigabit Ethernet interface GE3D — 3D graphics engine GIC — General purpose timer GTM GFM0 to GTM7 General purpose timer GTM GTM0 to GTM7 <td>_</td>	_
CANFD CANFDO CAN-FD interface CM33 — Arm Cortex-M33 CMTW CMTW0 to CMTW7 Compare match timer CPG — Clock pulse generator CR8 — Arm Cortex-R8 CRC — CRC operation unit CRU CRU0 to CRU3 Camera data receive unit (MIPI CSI-2 CST — Debug interface (Arm CoreSight) DDR DDR0, DDR1 LPDDR4/4X controller DMAC DMAC0 to DMAC4 (each 16 ch.) Direct memory access (DMA) controller DRP DRP1 Dynamically reconfigurable processor DRP-AI DRP0 and Al-MAC Al accelerator ELC — Event link controller GBETH GBETH0, GBETH1 Gigabit Ethernet interface GE3D — 3D graphics engine GIC — Generic interrupt controller GPT GPT0, GPT1 (each 16 ch.) General purpose timer GTM GTM0 to GTM7 General purpose timer GTM GTM0 to GTM7 General purpose timer	
CM33 — Arm Cortex-M33 CMTW CMTW0 to CMTW7 Compare match timer CPG — Clock pulse generator CR8 — Arm Cortex-R8 CRC — CRC operation unit CRU CRU0 to CRU3 Camera data receive unit (MIPI CSI-2 CST — Debug interface (Arm CoreSight) DDR DDR0, DDR1 LPDDR4/4/X controller DMAC DMAC0 to DMAC4 (each 16 ch.) Direct memory access (DMA) controll DRP DRP1 Dynamically reconfigurable processor DRPAI Dynamically reconfigurable processor DRPAI Dynamically reconfigurable processor DRPAI Dynamically reconfigurable processor DRPAI Dynamically reconfigurable processor BETH GBETH0, GBETH1 Gigabit Ethernet interface GBETH GBETH0, GBETH1 Gigabit Ethernet interface GBC — General timer GIC — General purpose timer GIC — General timer GPV — Global	
CMTW CMTW0 to CMTW7 Compare match timer CPG — Clock pulse generator CR8 — Arm Cortex-R8 CRC — CRC OPERATION unit CRU CRU0 to CRU3 Camera data receive unit (MIPI CSI-2 CST — Debug interface (Arm CoreSight) DDR DDRO, DDR1 LPDDR4/4X controller DMAC DMACO to DMAC4 (each 16 ch.) Direct memory access (DMA) controll DRP DRP1 Dynamically reconfigurable processor DRP-AI DRP0 and Al-MAC Al accelerator ELC — Event link controller GBETH GBETH0, GBETH1 Gigabit Ethernet interface GE3D — 3D graphics engine GIC — General timer GFM GTM0 to GTM7 General timer GPV — Global programmers view ISC I3C0 I3C0 I3C bus interface ICU — Interrupt control unit ISP — Image signal processor ISU — Image scaling unit LCDC — LCD controller MHU — Message handling unit OTP — One time programmable memory PCIE PCIEO, PCIE1 PCIE Express 3.0 interface PCU — Power control unit PMC — Pint uniterious controller POEG POEG0, POEG1 Pot output enable for GPT POWer management unit PWC — Power management unit PWC — Power sequence controller	CANFD0
CPG — Clock pulse generator CR8 — Arm Cortex-R8 CRC — CRC operation unit CRU CRU0 to CRU3 Camera data receive unit (MIPI CSI-2 CST — Debug interface (Arm CoreSight) DDR DDRO, DDR1 LPDPR4/4X controller DMAC DMAC0 to DMAC4 (each 16 ch.) Direct memory access (DMA) controll DRP DRP1 Dynamically reconfigurable processor DRP-AI DRP0 and Al-MAC Al accelerator ELC — Event link controller GBETH GBETH0, GBETH1 Gigabit Ethernet interface GE3D — 3D graphics engine GIC — General interrupt controller GPT GPT0, GPT1 (each 16 ch.) General purpose timer GTM GTM0 to GTM7 General timer GPV — Global programmers view I3C I3C0 I3C bus interface ICU — Interrupt control unit ISP — Image signal processor ISU<	
CR8 — Arm Cortex-R8 CRC — CRC operation unit CRU CRU to CRU3 Camera data receive unit (MIPI CSI-2 CST — Debug interface (Arm CoreSight) DDR DDR0, DDR1 LPDR4/4X controller DMAC DMAC0 to DMAC4 (each 16 ch.) Direct memory access (DMA) controller DRP DRP1 Dynamically reconfigurable processor DRP-AI DRP0 and Al-MAC Al accelerator ELC — Event link controller GBETH GBETH0, GBETH1 Gigabit Ethernet interface GE3D — 3D graphics engine GIC — Generic interrupt controller GPT GPT0, GPT1 (each 16 ch.) General purpose timer GTM GTM0 to GTM7 General timer GPV — Global programmers view I3C I3C0 I3C bus interface ICU — Interrupt control unit ISP — Image signal processor ISU — Image scaling unit LCDC <td>CMTW0</td>	CMTW0
CRC — CRC operation unit CRU CRU0 to CRU3 Camera data receive unit (MIPI CSI-2 CST — Debug interface (Arm CoreSight) DDR DDR0, DDR1 LPDR4/4X controller DMAC DMAC0 to DMAC4 (each 16 ch.) Direct memory access (DMA) controll DRP DRP1 Dynamically reconfigurable processor DRP-AI DRP0 and Al-MAC Al accelerator ELC — Event link controller GBETH GBETH0, GBETH1 Gigabit Ethernet interface GE3D — 3D graphics engine GIC — Generic interrupt controller GPT GPT0, GPT1 (each 16 ch.) General purpose timer GTM GTM0 to GTM7 General purpose timer GTW — Global programmers view I3C I3C0 I3C bus interface ICU — Interrupt control unit ISP — Image signal processor ISU — Image scaling unit LCD — LCD controller <td< td=""><td></td></td<>	
CRU CRU0 to CRU3 Camera data receive unit (MIPI CSI-2 CST — Debug interface (Arm CoreSight) DDR DDR0, DDR1 LPDDR4/4X controller DMAC DMAC0 to DMAC4 (each 16 ch.) Direct memory access (DMA) controll DRP DRP1 Dynamically reconfigurable processor DRP-AI DRP0 and AI-MAC AI accelerator ELC — Event link controller GBETH GBETH0, GBETH1 Gigabit Ethernet interface GE3D — 3D graphics engine GIC — General purpose timer GFT GPT0, GPT1 (each 16 ch.) General purpose timer GFW — Global programmers view I3C I3C0 I3C bus interface ICU — Interrupt control unit ISP — Image signal processor ISU — LCD controller MHU — Message handling unit CTP — One time programmable memory PCIE PCIE0, PCIE1 PCIE Express 3.0 interface POW — Power control unit PDM PDM0, PDM1 Pulse density modulation (PDM) inter POEG POEG0, POEG1 Port output enable for GPT Power management unit PWC — Power sequence controller RIIC RIIC0 to RIIC8 I2C bus interface	
CST — Debug interface (Arm CoreSight) DDR DDR0, DDR1 LPDDR4/4X controller DMAC DMAC0 to DMAC4 (each 16 ch.) Direct memory access (DMA) controll DRP DRP1 Dynamically reconfigurable processor DRP-AI DRP0 and AI-MAC AI accelerator ELC — Event link controller GBETH GBETH0, GBETH1 Gigabit Ethernet interface GE3D — 3D graphics engine GIC — General purpose timer GFT GPT0, GPT1 (each 16 ch.) General purpose timer GFM GTM0 to GTM7 General timer GPV — Global programmers view I3C I3C0 I3C bus interface ICU — Interrupt controller ISP — Image signal processor ISU — LCD controller MHU — Message handling unit OTP — One time programmable memory PCIE PCIE0, PCIE1 PCIE Express 3.0 interface PCU — Power control unit PPM PDM0, PDM1 Pulse density modulation (PDM) inter PFC — Pin function controller PMU — Power management unit PWC — Power sequence controller RIIC RIIC0 to RIIC8 I2C bus interface	
DDR DDRO, DDR1 LPDDR4/4X controller DMAC DMAC0 to DMAC4 (each 16 ch.) Direct memory access (DMA) controll DRP DRP1 Dynamically reconfigurable processor DRP-AI DRP0 and AI-MAC AI accelerator ELC — Event link controller GBETH GBETH0, GBETH1 Gigabit Ethernet interface GE3D — 3D graphics engine GIC — GPT GPT0, GPT1 (each 16 ch.) General purpose timer GTM GTM0 to GTM7 General timer GPV — Global programmers view I3C I3C0 I3C bus interface ICU — Interrupt control unit ISP — Image scaling unit LCDC — LCD controller MHU — Message handling unit OTP — One time programmable memory PCIE PCIE PCIE PCIE PCIE PCIE PCIE PCIE	CRU0 to
DMAC DMACO to DMAC4 (each 16 ch.) DRP DRP1 Dynamically reconfigurable processor DRP-AI DRP0 and AI-MAC AI accelerator ELC — Event link controller GBETH GBETH0, GBETH1 Gigabit Ethernet interface GE3D — GC GENETI GPT0, GPT1 (each 16 ch.) GENERAL INTERPRETATION	
DRP DRP1 Dynamically reconfigurable processor DRP-AI DRP0 and AI-MAC AI accelerator ELC — Event link controller GBETH GBETH0, GBETH1 Gigabit Ethernet interface GE3D — 3D graphics engine GIC — Generic interrupt controller GPT GPT0, GPT1 (each 16 ch.) General purpose timer GTM GTM0 to GTM7 General timer GPV — Global programmers view I3C I3C0 I3C bus interface ICU — Interrupt control unit ISP — Image signal processor ISU — LCD controller MHU — Message handling unit OTP — One time programmable memory PCIE PCIE0, PCIE1 PCIE express 3.0 interface PCU — Power control unit PDM PDM0, PDM1 Pulse density modulation (PDM) inter PFC — Pin function controller PMU — Power management unit PWC — Power sequence controller RIIC RIIC0 to RIIC8 I2C bus interface	DDR0, D
DRP-AI DRP0 and AI-MAC AI accelerator ELC — Event link controller GBETH GBETH0, GBETH1 Gigabit Ethernet interface GE3D — 3D graphics engine GIC — Generic interrupt controller GPT GPT0, GPT1 (each 16 ch.) General purpose timer GTM GTM0 to GTM7 General timer GPV — Global programmers view I3C I3C0 I3C bus interface ICU — Interrupt control unit ISP — Image signal processor ISU — LCD controller MHU — Message handling unit OTP — One time programmable memory PCIE PCIE0, PCIE1 PCIE Express 3.0 interface PCU — Power control unit PPM PDM0, PDM1 Pulse density modulation (PDM) inter PFC — Pin function controller PMU — Power management unit PWC — Power sequence controller RIIC RIIC0 to RIIC8 I2C bus interface	DMAC0 t
ELC — Event link controller GBETH GBETHO, GBETH1 Gigabit Ethernet interface GE3D — 3D graphics engine GIC — Generic interrupt controller GPT GPT0, GPT1 (each 16 ch.) General purpose timer GTM GTM0 to GTM7 General timer GPV — Global programmers view I3C I3C0 I3C bus interface ICU — Interrupt control unit ISP — Image signal processor ISU — Image scaling unit LCDC — LCD controller MHU — Message handling unit OTP — One time programmable memory PCIE PCIE0, PCIE1 PCIe Express 3.0 interface PCU — Power control unit PFC — Pin function controller PFC — Pin function controller POEG POEG0, POEG1 Port output enable for GPT PMU — Power sequence controller	DRP1
GBETH GBETH0, GBETH1 Gigabit Ethernet interface GE3D — 3D graphics engine GIC — Generic interrupt controller GPT GPT0, GPT1 (each 16 ch.) General purpose timer GTM GTM0 to GTM7 General timer GPV — Global programmers view I3C I3C0 I3C bus interface ICU — Interrupt control unit ISP — Image signal processor ISU — Image scaling unit LCDC — LCD controller MHU — Message handling unit OTP — One time programmable memory PCIE PCIE0, PCIE1 PCIE Express 3.0 interface PCU — Power control unit PDM PDM0, PDM1 Pulse density modulation (PDM) inter PFC — Pin function controller POEG POEG0, POEG1 Port output enable for GPT PMU — Power management unit PWC — Power sequen	DRP0 an
GE3D	
GIC — Generic interrupt controller GPT GPT0, GPT1 (each 16 ch.) General purpose timer GTM GTM0 to GTM7 General timer GPV — Global programmers view I3C I3C0 I3C bus interface ICU — Interrupt control unit ISP — Image signal processor ISU — LCDC — LCD controller MHU — Message handling unit OTP — One time programmable memory PCIE PCIE0, PCIE1 PCIE Express 3.0 interface PCU — Power control unit PDM PDM0, PDM1 Pulse density modulation (PDM) inter PFC — Pin function controller POEG POEG0, POEG1 Power sequence controller RIIC RIICO to RIICS I2C bus interface	GBETH0
GPT GPT0, GPT1 (each 16 ch.) General purpose timer GTM GTM0 to GTM7 General timer GPV — Global programmers view I3C I3C0 I3C bus interface ICU — Interrupt control unit ISP — Image signal processor ISU — LCD controller MHU — Message handling unit OTP — One time programmable memory PCIE PCIE0, PCIE1 PCIe Express 3.0 interface PCU — Power control unit PDM PDM0, PDM1 Pulse density modulation (PDM) inter PFC — Pin function controller PMU — Power management unit PWC — Power sequence controller RIIC RIICO to RIIC8 I2C bus interface	
GTM GTM0 to GTM7 General timer GPV — Global programmers view I3C I3C0 I3C bus interface ICU — Interrupt control unit ISP — Image signal processor ISU — LCDC — LCD controller MHU — Message handling unit OTP — One time programmable memory PCIE PCIE0, PCIE1 PCIE Express 3.0 interface PCU — Power control unit PDM PDM0, PDM1 Pulse density modulation (PDM) inter PFC — Pin function controller PMU — Power management unit PWC — Power sequence controller RIIC RIIC0 to RIIC8 I2C bus interface	_
GPV — Global programmers view I3C I3C0 I3C bus interface ICU — Interrupt control unit ISP — Image signal processor ISU — Image scaling unit LCDC — LCD controller MHU — Message handling unit OTP — One time programmable memory PCIE PCIE0, PCIE1 PCIe Express 3.0 interface PCU — Power control unit PDM PDM0, PDM1 Pulse density modulation (PDM) interface PFC — Pin function controller POEG POEG0, POEG1 Port output enable for GPT PMU — Power management unit PWC — Power sequence controller RIIC RIIC0 to RIIC8 I2C bus interface	GPT0, G
I3C I3C0 I3C bus interface ICU — Interrupt control unit ISP — Image signal processor ISU — Image scaling unit LCDC — LCD controller MHU — Message handling unit OTP — One time programmable memory PCIE PCIE0, PCIE1 PCIe Express 3.0 interface PCU — Power control unit PDM PDM0, PDM1 Pulse density modulation (PDM) inter PFC — Pin function controller POEG POEG0, POEG1 Port output enable for GPT PMU — Power management unit PWC — Power sequence controller RIIC RIICO to RIIC8 I2C bus interface	GTM0 to
ICU — Interrupt control unit ISP — Image signal processor ISU — Image scaling unit LCDC — LCD controller MHU — Message handling unit OTP — One time programmable memory PCIE PCIE0, PCIE1 PCIe Express 3.0 interface PCU — Power control unit PDM PDM0, PDM1 Pulse density modulation (PDM) inter PFC — Pin function controller POEG POEG0, POEG1 Port output enable for GPT PMU — Power management unit PWC — Power sequence controller RIIC RIIC0 to RIIC8 I2C bus interface	
ISP — Image signal processor ISU — Image scaling unit LCDC — LCD controller MHU — Message handling unit OTP — One time programmable memory PCIE PCIE0, PCIE1 PCIe Express 3.0 interface PCU — Power control unit PDM PDM0, PDM1 Pulse density modulation (PDM) inter PFC — Pin function controller POEG POEG0, POEG1 Port output enable for GPT PMU — Power management unit PWC — Power sequence controller RIIC RIIC0 to RIIC8 I2C bus interface	I3C0
ISU — Image scaling unit LCDC — LCD controller MHU — Message handling unit OTP — One time programmable memory PCIE PCIE0, PCIE1 PCIe Express 3.0 interface PCU — Power control unit PDM PDM0, PDM1 Pulse density modulation (PDM) inter PFC — Pin function controller POEG POEG0, POEG1 Port output enable for GPT PMU — Power management unit PWC — Power sequence controller RIIC RIIC0 to RIIC8 I2C bus interface	
LCDC — LCD controller MHU — Message handling unit OTP — One time programmable memory PCIE PCIEO, PCIE1 PCIE Express 3.0 interface PCU — Power control unit PDM PDM0, PDM1 Pulse density modulation (PDM) inter PFC — Pin function controller POEG POEG0, POEG1 Port output enable for GPT PMU — Power management unit PWC — Power sequence controller RIIC RIIC0 to RIIC8 I2C bus interface	_
MHU — Message handling unit OTP — One time programmable memory PCIE PCIE0, PCIE1 PCIE Express 3.0 interface PCU — Power control unit PDM PDM0, PDM1 Pulse density modulation (PDM) inter PFC — Pin function controller POEG POEG0, POEG1 Port output enable for GPT PMU — Power management unit PWC — Power sequence controller RIIC RIIC0 to RIIC8 I2C bus interface	_
OTP — One time programmable memory PCIE PCIE0, PCIE1 PCIe Express 3.0 interface PCU — Power control unit PDM PDM0, PDM1 Pulse density modulation (PDM) inter PFC — Pin function controller POEG POEG0, POEG1 Port output enable for GPT PMU — Power management unit PWC — Power sequence controller RIIC RIIC0 to RIIC8 I2C bus interface	_
PCIE PCIE0, PCIE1 PCIe Express 3.0 interface PCU Power control unit PDM PDM0, PDM1 Pulse density modulation (PDM) inter PFC Pin function controller POEG POEG0, POEG1 Port output enable for GPT PMU Power management unit PWC Power sequence controller RIIC RIIC0 to RIIC8 I2C bus interface	_
PCU — Power control unit PDM PDM0, PDM1 Pulse density modulation (PDM) inter PFC — Pin function controller POEG POEG0, POEG1 Port output enable for GPT PMU — Power management unit PWC — Power sequence controller RIIC RIIC0 to RIIC8 I2C bus interface	_
PDM PDM0, PDM1 Pulse density modulation (PDM) inter PFC Pin function controller POEG POEG0, POEG1 Port output enable for GPT PMU Power management unit PWC Power sequence controller RIIC RIIC0 to RIIC8 I2C bus interface	PCIE0, P
PFC — Pin function controller POEG POEG0, POEG1 Port output enable for GPT PMU — Power management unit PWC — Power sequence controller RIIC RIIC0 to RIIC8 I2C bus interface	_
POEG POEG0, POEG1 Port output enable for GPT PMU — Power management unit PWC — Power sequence controller RIIC RIIC0 to RIIC8 I2C bus interface	PDM0, P
PMU — Power management unit PWC — Power sequence controller RIIC RIIC0 to RIIC8 I2C bus interface	
PWC — Power sequence controller RIIC RIIC0 to RIIC8 I2C bus interface	POEG0,
RIIC RIIC0 to RIIC8 I2C bus interface	
DOOL + DOOLS	RIIC0 to
RSCI RSCI0 to RSCI9 Serial communication interface	RSCI0 to
RSPI RSPI0 to RSPI2 Serial peripheral interface	RSPI0 to
RTC — Real time clock	
SCIF SCIFO Serial communication interface with F	SCIF0
SD SD0 to SD2 SD/MMC host interface	SD0 to S
Secure IP Trusted secure IP	_

Table 1.4-2 List of Units (2/2)

Un	it Name	Unit Number	Functional Overview
SR	AM	SRAM0 to SRAM11	SRAM
SR	С	_	Sampling rate controller
SSIU SYC SYS SYSTEM BUS ACPU Bus RCPU Bus MCPU Bus		_	Serial sound interface unit
SYC SYS SYSTEM BUS ACPU Bus RCPU Bus		_	System counter
SYS SYSTEM BUS ACPU Bus RCPU Bus		_	System controller
SYSTEM BUS ACPU Bus RCPU Bus		_	Internal bus
	ACPU Bus	_	A bus connected to Cortex-A55, DDR memory controllers, SRAM, and its peripheral units
	RCPU Bus	_	A bus connected to Cortex-R8, SRAM, and its peripheral units
	MCPU Bus	_	A bus connected to Cortex-M33, SRAM, its peripheral units, and the system control units
	DRP Bus	_	A bus connected to DRP, DRP-AI, SRAM, and DDR memory controllers
	Video 0 Bus Video 1 Bus	_	A bus connected to image processing units and DDR memory controllers
	COM Bus	_	A bus connected to communication interface units and DDR memory controllers
TS	U	TSU0, TSU1	Temperature sensor unit
ΤZ	С	_	CoreLink™ TrustZone Address Space Controller
US	B2	USB20, USB21	USB2.0 host / function interface
USB3		USB30, USB31	USB3.2 host interface
VCD		_	H.265/H.264 multi codec
WDT		WDT0 to WDT3	Watchdog timer
xS	PI	xSPI0	xSPI controller

Section 2 Pin

This section describes the pins of this LSI.

2.1 Pin Assignment




Figure 2.1-1 Pin Assignment (Top view)

Table 2.1-1 Ball Numbers and External Pin Names (1/10)

Ball Num.	External Pin Name
A1	Vss
A2	DDR0_DMIA0
А3	DDR0_DQA0
A4	DDR0_DTEST
A5	DDR0_ATEST
A6	DDR0_CSA0
A7	DDR0_CSA1
A8	DDR0_VDDQ
A9	DDR0_VDDQ
A10	DDR0_VDDQ
A11	DDR0_VDDQLP
A12	DDR0_VDDQLP
A13	DDR0_ZN
A14	DDR0_DQB1
A15	DDR0_DMIB0
A16	DDR0_DQB7
A17	DDR0_DMIB1
A18	DDR0_DQB11
A19	V _{SS}
A20	DDR1_DQB11
A21	DDR1_DMIB1
A22	DDR1_DQB7
A23	DDR1_DMIB0
A24	DDR1_DQB1
A25	DDR1_ZN
A26	DDR1_VDDQLP
A27	DDR1_VDDQLP
A28	DDR1_VDDQ
A29	DDR1_VDDQ
A30	DDR1_VDDQ
A31	DDR1_CSA1
A32	DDR1_CSA0
A33	DDR1_ATEST
A34	DDR1_DTEST
A35	DDR1_DQA0
A36	DDR1_DMIA0
A37	Vss

Ball Num.	External Pin Name
B1	DDR0_DQA15
B2	V _{SS}
В3	DDR0_DQA1
B4	DDR0_DQA2
B5	Vss
B6	DDR0_CKEA0
B7	DDR0_CAA4
B8	Vss
В9	DDR0_VDDQ
B10	DDR0_CAB4
B11	Vss
B12	DDR0_CKEB0
B13	DDR0_VDDQLP
B14	DDR0_DQB4
B15	Vss
B16	DDR0_DQB12
B17	Vss
B18	DDR0_DQB13
B19	V _{SS}
B20	DDR1_DQB13
B21	Vss
B22	DDR1_DQB12
B23	Vss
B24	DDR1_DQB4
B25	DDR1_VDDQLP
B26	DDR1_CKEB0
B27	Vss
B28	DDR1_CAB4
B29	DDR1_VDDQ
B30	Vss
B31	DDR1_CAA4
B32	DDR1_CKEA0
B33	Vss
B34	DDR1_DQA2
B35	DDR1_DQA1
B36	V _{SS}
B37	DDR1_DQA15

Ball Num.	External Pin Name
C1	DDR0_DMIA1
C2	DDR0_DQA9
C3	V _{SS}
C4	DDR0_DQA5
C5	DDR0_DQA3
C6	V _{SS}
C7	DDR0_CAA2
C8	DDR0_CAA3
C9	DDR0_VDDQ
C10	DDR0_CAB2
C11	Vss
C12	DDR0_CAB0
C13	DDR0_VDDQLP
C14	DDR0_DQB3
C15	Vss
C16	DDR0_DQB6
C17	Vss
C18	DDR0_DQB15
C19	V _{SS}
C20	DDR1_DQB15
C21	Vss
C22	DDR1_DQB6
C23	Vss
C24	DDR1_DQB3
C25	DDR1_VDDQLP
C26	DDR1_CAB0
C27	V _{SS}
C28	DDR1_CAB2
C29	DDR1_VDDQ
C30	DDR1_CAA3
C31	DDR1_CAA2
C32	Vss
C33	DDR1_DQA3
C34	DDR1_DQA5
C35	V _{SS}
C36	DDR1_DQA9
C37	DDR1_DMIA1

Ball Num.	External Pin Name
D1	DDR0_DQA12
D2	DDR0_DQA13
D3	DDR0_DQA11
D4	Vss
D5	DDR0_DQA6
D6	DDR0_DQA4
D7	Vss
D8	DDR0_CKEA1
D9	V _{SS}
D10	DDR0_CKEB1
D11	Vss
D12	DDR0_CAB5
D13	Vss
D14	DDR0_DQB2
D15	Vss
D16	DDR0_DQB9
D17	Vss
D18	DDR0_DQB8
D19	V _{SS}
D20	DDR1_DQB8
D21	Vss
D22	DDR1_DQB9
D23	Vss
D24	DDR1_DQB2
D25	V _{SS}
D26	DDR1_CAB5
D27	Vss
D28	DDR1_CKEB1
D29	Vss
D30	DDR1_CKEA1
D31	V _{SS}
D32	DDR1_DQA4
D33	DDR1_DQA6
D34	V _{SS}
D35	DDR1_DQA11
D36	DDR1_DQA13
D37	DDR1_DQA12

Table 2.1-1 Ball Numbers and External Pin Names (2/10)

Ball Num.	External Pin Name
E1	DDR0_DQA14
E2	Vss
E3	DDR0_DQA8
E4	DDR0_DQA10
E5	Vss
E6	DDR0_DQA7
E7	DDR0_CAA0
E8	DDR0_CAA1
E9	DDR0_CAA5
E10	DDR0_CAB1
E11	DDR0_CAB3
E12	DDR0_CSB1
E13	DDR0_CSB0
E14	DDR0_RESETN
E15	DDR0_DQB0
E16	DDR0_DQB5
E17	DDR0_DQB10
E18	DDR0_DQB14
E19	V _{SS}
E20	DDR1_DQB14
E21	DDR1_DQB10
E22	DDR1_DQB5
E23	DDR1_DQB0
E24	DDR1_RESETN
E25	DDR1_CSB0
E26	DDR1_CSB1
E27	DDR1_CAB3
E28	DDR1_CAB1
E29	DDR1_CAA5
E30	DDR1_CAA1
E31	DDR1_CAA0
E32	DDR1_DQA7
E33	Vss
E34	DDR1_DQA10
E35	DDR1_DQA8
E36	Vss
E37	DDR1_DQA14

Ball Num.	External Pin Name
F1	Vss
F2	DDR0_DQSAT1
F3	DDR0_DQSAC1
F4	Vss
F5	DDR0_DQSAT0
F6	DDR0_DQSAC0
F7	Vss
F8	DDR0_CKAT
F9	DDR0_CKAC
F10	Vss
F11	DDR0_CKBT
F12	DDR0_CKBC
F13	Vss
F14	DDR0_DQSBT0
F15	DDR0_DQSBC0
F16	V _{SS}
F17	DDR0_DQSBT1
F18	DDR0_DQSBC1
F19	V _{SS}
F20	DDR1_DQSBC1
F21	DDR1_DQSBT1
F22	V _{SS}
F23	DDR1_DQSBC0
F24	DDR1_DQSBT0
F25	V _{SS}
F26	DDR1_CKBC
F27	DDR1_CKBT
F28	V _{SS}
F29	DDR1_CKAC
F30	DDR1_CKAT
F31	V _{SS}
F32	DDR1_DQSAC0
F33	DDR1_DQSAT0
F34	Vss
F35	DDR1_DQSAC1
F36	DDR1_DQSAT1
F37	Vss

Ball Num.	External Pin Name
G1	Vss
G2	Vss
G3	V _{SS}
G4	Vss
G5	V _{SS}
G6	V _{SS}
G7	_
G8	Vss
G9	V _{SS}
G10	Vss
G11	Vss
G12	V _{SS}
G13	Vss
G14	Vss
G15	Vss
G16	V _{SS}
G17	Vss
G18	Vss
G19	V _{SS}
G20	Vss
G21	Vss
G22	V _{SS}
G23	Vss
G24	Vss
G25	V _{SS}
G26	Vss
G27	Vss
G28	V _{SS}
G29	Vss
G30	Vss
G31	V _{SS}
G32	Vss
G33	Vss
G34	Vss
G35	V _{SS}
G36	Vss
G37	Vss

Ball Num.	External Pin Name
H1	DSI_DPDATA3
H2	DSI_DNDATA3
H3	V _{SS}
H4	V _{SS}
H5	V _{SS}
H6	V _{SS}
H7	Vss
H8	DSI_VDD18
H9	DSI_VDD18
H10	Vss
H11	DDR0_VDDQLP
H12	DDR0_VDDQLP
H13	V _{SS}
H14	DDR0_VAA
H15	V _{SS}
H16	DDR0_VDDQLP
H17	DDR0_VDDQLP
H18	DDR0_VDDQLP
H19	V _{SS}
H20	DDR1_VDDQLP
H21	DDR1_VDDQLP
H22	DDR1_VDDQLP
H23	Vss
H24	DDR1_VAA
H25	V _{SS}
H26	DDR1_VDDQLP
H27	DDR1_VDDQLP
H28	V _{SS}
H29	Vss
H30	Vss
H31	V _{SS}
H32	Vss
H33	Vss
H34	Vss
H35	V _{SS}
H36	PCIE_TXDNL0
H37	PCIE_TXDPL0

Table 2.1-1 Ball Numbers and External Pin Names (3/10)

Ball Num.	External Pin Name
J1	Vss
J2	Vss
J3	NC
J4	NC
J5	Vss
J6	V _{SS}
J7	DSI_VDD12
J8	DSI_VDD12
J9	V _{SS}
J10	Vss
J11	Vss
J12	Vss
J13	Vss
J14	Vss
J15	V _{SS}
J16	Vss
J17	Vss
J18	V _{SS}
J19	Vss
J20	Vss
J21	V _{SS}
J22	Vss
J23	Vss
J24	V _{SS}
J25	Vss
J26	V _{SS}
J27	Vss
J28	Vss
J29	V _{SS}
J30	V _{SS}
J31	Vss
J32	Vss
J33	V _{SS}
J34	PCIE_RXDNL0
J35	PCIE_RXDPL0
J36	V _{SS}
J37	Vss

Ball Num.	External Pin Name
K1	DSI_DPDATA2
K2	DSI_DNDATA2
K3	V _{SS}
K4	V _{SS}
K5	NC
K6	NC
K7	Vss
K8	DSI_VDD0P8
K9	DSI_VDD0P8
K10	Vss
K11	Vss
K12	V _{SS}
K13	Vss
K14	Vss
K15	V _{SS}
K16	Vss
K17	Vss
K18	V _{SS}
K19	Vss
K20	Vss
K21	V _{SS}
K22	V _{SS}
K23	Vss
K24	V _{SS}
K25	Vss
K26	V _{SS}
K27	Vss
K28	Vss
K29	PCIE_VCC18AL01
K30	PCIE_VCC18AL01
K31	Vss
K32	Vss
K33	V _{SS}
K34	V _{SS}
K35	Vss
K36	PCIE_TXDNL1
K37	PCIE_TXDPL1

Ball Num.	External Pin Name
L1	Vss
L2	Vss
L3	DSI_DPCLK
L4	DSI_DNCLK
L5	Vss
L6	V _{SS}
L7	DSI_VREG0P4V
L8	V _{SS}
L9	V _{SS}
L10	Vss
L11	PLDVDD08_PLLVDO_D SI
L12	PLVSS_PLLVDO_DSI
L13	PLVDD_PLLVDO_DSI
L14	Vss
L15	PLDVDD08_PLLDDR0
L16	PLVSS_PLLDDR0
L17	PLVDD_PLLDDR0
L18	V _{SS}
L19	V _{SS}
L20	V _{SS}
L21	PLDVDD08_PLLDDR1
L22	PLVSS_PLLDDR1
L23	PLVDD_PLLDDR1
L24	V _{SS}
L25	PLDVDD08_PLLETH_G PU
L26	PLVSS_PLLETH_GPU
L27	PLVDD_PLLETH_GPU
L28	Vss
L29	PCIE_VCC18ACMN
L30	PCIE_VCC18ACMN
L31	Vss
L32	Vss
L33	V _{SS}
L34	PCIE_RXDNL1
L35	PCIE_RXDPL1
L36	V _{SS}
L37	V _{SS}

Ball Num.	External Pin Name
M1	DSI_DPDATA0
M2	DSI_DNDATA0
МЗ	V _{SS}
M4	V _{SS}
M5	DSI_DPDATA1
M6	DSI_DNDATA1
M7	Vss
M8	CSI3_MSVDD18
M9	CSI3_MSVDD18
M10	V _{SS}
M11	Vss
M12	V _{SS}
M13	Vss
M14	Vss
M15	V _{SS}
M16	Vss
M17	Vss
M18	V _{SS}
M19	Vss
M20	Vss
M21	V _{SS}
M22	Vss
M23	V _{SS}
M24	V _{SS}
M25	Vss
M26	V _{SS}
M27	Vss
M28	Vss
M29	PCIE_VCC18AL23
M30	PCIE_VCC18AL23
M31	V _{SS}
M32	PCIE_REFCLKP0
M33	PCIE_REFCLKN0
M34	Vss
M35	V _{SS}
M36	PCIE_TXDNL2
M37	PCIE_TXDPL2

Table 2.1-1 Ball Numbers and External Pin Names (4/10)

Ball Num.	External Pin Name
N1	Vss
N2	Vss
N3	CSI3_DATA2P
N4	CSI3_DATA2N
N5	Vss
N6	V _{SS}
N7	NC
N8	NC
N9	V _{SS}
N10	Vss
N11	Vss
N12	VDD08_DDR
N13	Vss
N14	VDD08_DDR
N15	Vss
N16	VDD08_DDR
N17	Vss
N18	VDD08_DDR
N19	V _{SS}
N20	VDD08_DDR
N21	Vss
N22	VDD08_DDR
N23	Vss
N24	VDD08_DDR
N25	V _{SS}
N26	VDD08_DDR
N27	Vss
N28	PCIE_VCC08AL01
N29	VDD1833_ET0
N30	VDD1833_ET0
N31	V _{SS}
N32	Vss
N33	Vss
N34	PCIE_RXDNL2
N35	PCIE_RXDPL2
N36	Vss
N37	Vss

Ball Num.	External Pin Name
P1	CSI3_DATA1P
P2	CSI3_DATA1N
P3	V _{SS}
P4	V _{SS}
P5	CSI3_DATA3P
P6	CSI3_DATA3N
P7	V _{SS}
P8	CSI3_MSVDD0P8
P9	CSI3_MSVDD0P8
P10	Vss
P11	Vss
P12	VDD08_OTHERS
P13	Vss
P14	VDD08_OTHERS
P15	Vss
P16	VDD08_OTHERS
P17	Vss
P18	VDD08_OTHERS
P19	V _{SS}
P20	VDD08_OTHERS
P21	Vss
P22	VDD08_OTHERS
P23	Vss
P24	VDD08_OTHERS
P25	V _{SS}
P26	VDD08_OTHERS
P27	Vss
P28	PCIE_VCC08AL01
P29	VDD1833_PRE18_ET0
P30	VDD1833_PRE18_ET0
P31	V _{SS}
P32	PCIE_REFCLKN1
P33	PCIE_REFCLKP1
P34	Vss
P35	V _{SS}
P36	PCIE_TXDNL3
P37	PCIE_TXDPL3

Ball Num.	External Pin Name
R1	V _{SS}
R2	V _{SS}
R3	CSI3_CLKP
R4	CSI3_CLKN
R5	Vss
R6	V _{SS}
R7	NC
R8	V _{SS}
R9	V _{SS}
R10	V _{SS}
R11	V _{SS}
R12	V _{SS}
R13	VDD08_OTHERS
R14	Vss
R15	VDD08_OTHERS
R16	V _{SS}
R17	VDD08_OTHERS
R18	Vss
R19	VDD08_OTHERS
R20	Vss
R21	VDD08_OTHERS
R22	V _{SS}
R23	VDD08_OTHERS
R24	Vss
R25	VDD08_OTHERS
R26	Vss
R27	PCIE_VCC08AL23
R28	V _{SS}
R29	VDD1833_ET1
R30	VDD1833_ET1
R31	V _{SS}
R32	V _{SS}
R33	V _{SS}
R34	PCIE_RXDNL3
R35	PCIE_RXDPL3
R36	Vss
R37	Vss

Ball Num.	External Pin Name
T1	CSI3_DATA0P
T2	CSI3_DATA0N
Т3	V _{SS}
T4	V _{SS}
T5	V _{SS}
T6	V _{SS}
T7	Vss
Т8	CSI2_MSVDD18
Т9	CSI2_MSVDD18
T10	Vss
T11	V _{SS}
T12	V _{SS}
T13	VDD08_OTHERS
T14	Vss
T15	VDD08_OTHERS
T16	V _{SS}
T17	VDD08_OTHERS
T18	Vss
T19	VDD08_OTHERS
T20	Vss
T21	VDD08_OTHERS
T22	V _{SS}
T23	VDD08_OTHERS
T24	Vss
T25	VDD08_OTHERS
T26	Vss
T27	PCIE_VCC08AL23
T28	V _{SS}
T29	VDD1833_PRE18_ET1
T30	VDD1833_PRE18_ET1
T31	V _{SS}
T32	ET0_TXCTL_TXEN
T33	ET0_RXCTL_RXDV
T34	V _{SS}
T35	V _{SS}
T36	ET0_MDC
T37	ET0_TXC_TXCLK

Table 2.1-1 Ball Numbers and External Pin Names (5/10)

Num. External Pin Name U1 Vss U2 Vss U3 CSI2_DATA3P U4 CSI2_DATA3N U5 Vss U6 Vss U7 NC U8 NC	
U2 V _{SS} U3 CSI2_DATA3P U4 CSI2_DATA3N U5 V _{SS} U6 V _{SS} U7 NC U8 NC	
U3 CSI2_DATA3P U4 CSI2_DATA3N U5 Vss U6 Vss U7 NC U8 NC	
U4 CSI2_DATA3N U5 Vss U6 Vss U7 NC U8 NC	
U5 V _{SS} U6 V _{SS} U7 NC U8 NC	
U6 V _{SS} U7 NC U8 NC	
U7 NC U8 NC	
U8 NC	
U9 V _{SS}	
U10 Vss	
U11 Vss	_
U12 VDD08_OTHERS	
U13 V _{SS}	4
U14 VDD08_OTHERS	
U15 Vss	
U16 VDD08_OTHERS	
U17 Vss	
U18 VDD08_OTHERS	
U19 V _{SS}	
U20 VDD08_OTHERS	
U21 Vss	
U22 VDD08_OTHERS	
U23 V _{SS}	
U24 VDD08_OTHERS	
U25 V _{SS}	
U26 VDD08_OTHERS	
U27 Vss	
U28 USB20_USDVDD	
U29 VDD33_PRE18_OTHEF	3
U30 VDD33_PRE18_OTHEF	2
U31 Vss	
U32 ET0_MDIO	
U33 V _{SS}	
U34 ET0_RXER	
U35 ET0_TXD0	
U36 V _{SS}	
U37 ET0_RXC_RXCLK	

Ball Num.	External Pin Name
V1	CSI2_DATA2P
V2	CSI2_DATA2N
V3	V _{SS}
V4	Vss
V5	CSI2_DATA1P
V6	CSI2_DATA1N
V7	Vss
V8	CSI2_MSVDD0P8
V9	CSI2_MSVDD0P8
V10	Vss
V11	Vss
V12	VDD08_OTHERS
V13	Vss
V14	VDD08_OTHERS
V15	Vss
V16	VDD08_OTHERS
V17	Vss
V18	VDD08_OTHERS
V19	V _{SS}
V20	VDD08_OTHERS
V21	Vss
V22	VDD08_OTHERS
V23	Vss
V24	VDD08_OTHERS
V25	V _{SS}
V26	VDD08_OTHERS
V27	V _{SS}
V28	USB20_USDVDD
V29	VDD33_OTHERS
V30	VDD33_OTHERS
V31	ET0_COL
V32	ET0_TXER
V33	ET0_RXD0
V34	ET0_TXD2
V35	ET0_TXD3
V36	ET0_TXD1
	ET0_CRS

Ball Num.	External Pin Name
W1	Vss
W2	V _{SS}
W3	CSI2_CLKP
W4	CSI2_CLKN
W5	Vss
W6	V _{SS}
W7	NC
W8	Vss
W9	V _{SS}
W10	Vss
W11	Vss
W12	V _{SS}
W13	VDD08_OTHERS
W14	Vss
W15	VDD08_OTHERS
W16	V _{SS}
W17	VDD08_OTHERS
W18	Vss
W19	VDD08_OTHERS
W20	Vss
W21	VDD08_OTHERS
W22	V _{SS}
W23	VDD08_OTHERS
W24	Vss
W25	VDD08_OTHERS
W26	V _{SS}
W27	PLVDD_PLLCA55
W28	V _{SS}
W29	USB20_USVDD33
W30	USB20_USVDD33
W31	Vss
W32	ET1_RXCTL_RXDV
W33	ET0_PHYINTR
W34	ET0_RXD3
W35	ET0_RXD2
W36	ET0_RXD1
W37	V _{SS}

Ball Num.	External Pin Name
Y1	CSI2_DATA0P
Y2	CSI2_DATA0N
Y3	V _{SS}
Y4	Vss
Y5	NC
Y6	NC
Y7	Vss
Y8	CSI1_MSVDD18
Y9	CSI1_MSVDD18
Y10	Vss
Y11	PLVDD_PLLCM33
Y12	V _{SS}
Y13	VDD08_OTHERS
Y14	V _{SS}
Y15	VDD08_OTHERS
Y16	V _{SS}
Y17	VDD08_OTHERS
Y18	Vss
Y19	VDD08_OTHERS
Y20	Vss
Y21	VDD08_OTHERS
Y22	V _{SS}
Y23	VDD08_OTHERS
Y24	Vss
Y25	VDD08_OTHERS
Y26	Vss
Y27	PLVSS_PLLCA55
Y28	PLDVDD09_PLLCA55
Y29	USB20_USVDD18
Y30	USB20_USVDD18
Y31	V _{SS}
Y32	V _{SS}
Y33	ET1_RXER
Y34	ET1_MDIO
Y35	ET1_MDC
Y36	ET1_TXCTL_TXEN
Y37	ET1_TXC_TXCLK

Table 2.1-1 Ball Numbers and External Pin Names (6/10)

Ball Num.	External Pin Name
AA1	Vss
AA2	Vss
AA3	NC
AA4	NC
AA5	Vss
AA6	V _{SS}
AA7	NC
AA8	NC
AA9	V _{SS}
AA10	Vss
AA11	PLVSS_PLLCM33
AA12	VDD08_OTHERS
AA13	Vss
AA14	VDD08_OTHERS
AA15	Vss
AA16	VDD08_OTHERS
AA17	Vss
AA18	VDD08_OTHERS
AA19	V _{SS}
AA20	VDD08_OTHERS
AA21	Vss
AA22	VDD08_OTHERS
AA23	Vss
AA24	VDD09_CA55
AA25	V _{SS}
AA26	VDD09_CA55
AA27	Vss
AA28	USB30_USVPTX
AA29	USB21_USVDD33
AA30	USB21_USVDD33
AA31	V _{SS}
AA32	Vss
AA33	Vss
AA34	ET1_TXD2
AA35	ET1_TXD1
AA36	Vss
AA37	ET1_RXC_RXCLK

Ball Num.	External Pin Name
AB1	CSI1_DATA3P
AB2	CSI1_DATA3N
AB3	V _{SS}
AB4	V _{SS}
AB5	CSI1_DATA1P
AB6	CSI1_DATA1N
AB7	V _{SS}
AB8	CSI1_MSVDD0P8
AB9	CSI1_MSVDD0P8
AB10	Vss
AB11	PLDVDD08_PLLCM33
AB12	VDD08_OTHERS
AB13	Vss
AB14	VDD08_OTHERS
AB15	Vss
AB16	VDD08_OTHERS
AB17	Vss
AB18	VDD08_OTHERS
AB19	V _{SS}
AB20	VDD08_OTHERS
AB21	Vss
AB22	VDD08_OTHERS
AB23	Vss
AB24	VDD09_CA55
AB25	V _{SS}
AB26	VDD09_CA55
AB27	V _{SS}
AB28	USB30_USVPTX
AB29	USB21_USVDD18
AB30	USB21_USVDD18
AB31	V _{SS}
AB32	ET1_TXD0
AB33	ET1_RXD2
AB34	ET1_RXD1
AB35	ET1_RXD0
AB36	ET1_CRS
AB37	ET1_TXER

AC1 Vss AC2 Vss AC3 CSI1_CLKP AC4 CSI1_CLKN AC5 Vss AC6 Vss AC7 NC AC8 Vss AC10 Vss AC11 Vss AC12 VDD08_OTHERS AC13 VDD08_OTHERS AC14 Vss AC15 VDD08_OTHERS AC16 Vss AC17 VDD08_OTHERS AC18 Vss AC19 VDD08_OTHERS AC20 Vss AC21 VDD09_CA55 AC22 Vss AC23 VDD09_CA55 AC24 Vss AC25 VDD09_CA55 AC26 Vss AC27 USB30_USDVDD AC38 Vss AC29 USB21_USDVDD AC31 Vss AC32 ET1_TXD3 AC33 USB20_OTGEXICEN <	Ball Num.	External Pin Name
AC3 CSI1_CLKP AC4 CSI1_CLKN AC5 Vss AC6 Vss AC7 NC AC8 Vss AC9 Vss AC10 Vss AC11 Vss AC11 Vss AC12 VDD08_OTHERS AC14 Vss AC15 VDD08_OTHERS AC16 Vss AC17 VDD08_OTHERS AC16 Vss AC17 VDD08_OTHERS AC18 Vss AC17 VDD08_OTHERS AC19 VDD08_OTHERS AC20 Vss AC21 VDD08_OTHERS AC20 Vss AC21 VDD09_CA55 AC22 Vss AC22 Vss AC23 VDD09_CA55 AC24 Vss AC25 VDD09_CA55 AC26 Vss AC27 USB30_USDVDD AC30 USB21_USDVDD AC30 USB21_USDVDD AC31 Vss AC32 ET1_TXD3 AC33 USB20_OTGEXICEN AC34 Vss AC35 Vss	AC1	Vss
AC4 CSI1_CLKN AC5 Vss AC6 Vss AC7 NC AC8 Vss AC9 Vss AC10 Vss AC11 Vss AC12 VDD08_OTHERS AC13 VDD08_OTHERS AC14 Vss AC15 VDD08_OTHERS AC16 Vss AC17 VDD08_OTHERS AC18 Vss AC17 VDD08_OTHERS AC18 Vss AC19 VDD08_OTHERS AC20 Vss AC21 VDD09_CA55 AC22 Vss AC22 Vss AC22 Vss AC24 Vss AC25 VDD09_CA55 AC26 Vss AC27 USB30_USDVDD AC30 USB21_USDVDD AC30 USB21_USDVDD AC31 Vss AC32 ET1_TXD3 AC33 USB20_OTGEXICEN AC35 Vss	AC2	Vss
AC5 V _{SS} AC6 V _{SS} AC7 NC AC8 V _{SS} AC9 V _{SS} AC10 V _{SS} AC11 V _{SS} AC11 V _{SS} AC12 VDD08_OTHERS AC13 VDD08_OTHERS AC14 V _{SS} AC15 VDD08_OTHERS AC16 V _{SS} AC17 VDD08_OTHERS AC18 V _{SS} AC17 VDD08_OTHERS AC18 V _{SS} AC19 VDD08_OTHERS AC20 V _{SS} AC21 VDD09_CA55 AC22 V _{SS} AC22 V _{SS} AC23 VDD09_CA55 AC24 V _{SS} AC25 VDD09_CA55 AC26 V _{SS} AC27 USB30_USDVDD AC28 V _{SS} AC29 USB21_USDVDD AC30 USB21_USDVDD AC31 V _{SS} AC32 ET1_TXD3 AC33 USB20_OTGEXICEN AC34 V _{SS} AC35 V _{SS}	AC3	CSI1_CLKP
AC6 V _{SS} AC7 NC AC8 V _{SS} AC9 V _{SS} AC10 V _{SS} AC11 V _{SS} AC11 V _{SS} AC12 VDD08_OTHERS AC13 VDD08_OTHERS AC14 V _{SS} AC15 VDD08_OTHERS AC16 V _{SS} AC17 VDD08_OTHERS AC18 V _{SS} AC17 VDD08_OTHERS AC18 V _{SS} AC19 VDD08_OTHERS AC20 V _{SS} AC21 VDD09_CA55 AC22 V _{SS} AC22 V _{SS} AC23 VDD09_CA55 AC24 V _{SS} AC25 VDD09_CA55 AC26 V _{SS} AC27 USB30_USDVDD AC28 V _{SS} AC29 USB21_USDVDD AC30 USB21_USDVDD AC31 V _{SS} AC32 ET1_TXD3 AC33 USB20_OTGEXICEN AC34 V _{SS} AC35 V _{SS}	AC4	CSI1_CLKN
AC7 NC AC8 Vss AC9 Vss AC10 Vss AC11 Vss AC11 Vss AC12 VDD08_OTHERS AC13 VDD08_OTHERS AC14 Vss AC15 VDD08_OTHERS AC16 Vss AC17 VDD08_OTHERS AC18 Vss AC19 VDD08_OTHERS AC20 Vss AC21 VDD09_CA55 AC22 Vss AC22 Vss AC23 VDD09_CA55 AC24 Vss AC25 VDD09_CA55 AC26 Vss AC27 USB30_USDVDD AC30 USB21_USDVDD AC30 USB21_USDVDD AC31 Vss AC32 ET1_TXD3 AC33 USB20_OTGEXICEN AC34 Vss AC35 Vss	AC5	Vss
AC8	AC6	V _{SS}
AC9 V _{SS} AC10 V _{SS} AC11 V _{SS} AC11 V _{SS} AC12 VDD08_OTHERS AC13 VDD08_OTHERS AC14 V _{SS} AC15 VDD08_OTHERS AC16 V _{SS} AC17 VDD08_OTHERS AC18 V _{SS} AC19 VDD08_OTHERS AC20 V _{SS} AC21 VDD09_CA55 AC22 V _{SS} AC22 V _{SS} AC23 VDD09_CA55 AC24 V _{SS} AC25 VDD09_CA55 AC26 V _{SS} AC27 USB30_USDVDD AC28 V _{SS} AC29 USB21_USDVDD AC30 USB21_USDVDD AC31 V _{SS} AC32 ET1_TXD3 AC33 USB20_OTGEXICEN AC34 V _{SS} AC35 V _{SS}	AC7	NC
AC10 Vss AC11 Vss AC11 Vss AC12 VDD08_OTHERS AC13 VDD08_OTHERS AC14 Vss AC15 VDD08_OTHERS AC16 Vss AC17 VDD08_OTHERS AC18 Vss AC19 VDD08_OTHERS AC20 Vss AC21 VDD09_CA55 AC22 Vss AC22 Vss AC23 VDD09_CA55 AC24 Vss AC25 VDD09_CA55 AC26 Vss AC27 USB30_USDVDD AC30 USB21_USDVDD AC30 USB21_USDVDD AC31 Vss AC32 ET1_TXD3 AC33 USB20_OTGEXICEN AC34 Vss AC35 Vss	AC8	Vss
AC11 V _{SS} AC12 VDD08_OTHERS AC13 VDD08_OTHERS AC14 V _{SS} AC15 VDD08_OTHERS AC16 V _{SS} AC17 VDD08_OTHERS AC18 V _{SS} AC19 VDD08_OTHERS AC20 V _{SS} AC21 VDD09_CA55 AC22 V _{SS} AC22 V _{SS} AC23 VDD09_CA55 AC24 V _{SS} AC25 VDD09_CA55 AC26 V _{SS} AC27 USB30_USDVDD AC28 V _{SS} AC29 USB21_USDVDD AC30 USB21_USDVDD AC31 V _{SS} AC32 ET1_TXD3 AC33 USB20_OTGEXICEN AC34 V _{SS} AC35 V _{SS}	AC9	V _{SS}
AC12 VDD08_OTHERS AC13 VDD08_OTHERS AC14 Vss AC15 VDD08_OTHERS AC16 Vss AC17 VDD08_OTHERS AC18 Vss AC19 VDD08_OTHERS AC20 Vss AC21 VDD09_CA55 AC22 Vss AC22 Vss AC24 Vss AC25 VDD09_CA55 AC26 Vss AC27 USB30_USDVDD AC28 Vss AC30 USB21_USDVDD AC30 USB21_USDVDD AC31 Vss AC32 ET1_TXD3 AC33 USB20_OTGEXICEN AC35 Vss AC35 Vss	AC10	Vss
AC13 VDD08_OTHERS AC14 Vss AC15 VDD08_OTHERS AC16 Vss AC17 VDD08_OTHERS AC18 Vss AC19 VDD08_OTHERS AC20 Vss AC21 VDD09_CA55 AC22 Vss AC22 Vss AC23 VDD09_CA55 AC24 Vss AC25 VDD09_CA55 AC26 Vss AC27 USB30_USDVDD AC30 USB21_USDVDD AC30 USB21_USDVDD AC31 Vss AC32 ET1_TXD3 AC34 Vss AC35 Vss AC35 Vss AC35 Vss	AC11	Vss
AC14 V _{SS} AC15 VDD08_OTHERS AC16 V _{SS} AC17 VDD08_OTHERS AC18 V _{SS} AC19 VDD08_OTHERS AC20 V _{SS} AC21 VDD09_CA55 AC22 V _{SS} AC22 V _{SS} AC23 VDD09_CA55 AC24 V _{SS} AC25 VDD09_CA55 AC26 V _{SS} AC27 USB30_USDVDD AC28 V _{SS} AC29 USB21_USDVDD AC30 USB21_USDVDD AC31 V _{SS} AC32 ET1_TXD3 AC33 USB20_OTGEXICEN AC35 V _{SS}	AC12	VDD08_OTHERS
AC15 VDD08_OTHERS AC16 Vss AC17 VDD08_OTHERS AC18 Vss AC19 VDD08_OTHERS AC20 Vss AC21 VDD09_CA55 AC22 Vss AC23 VDD09_CA55 AC24 Vss AC25 VDD09_CA55 AC26 Vss AC27 USB30_USDVDD AC28 Vss AC29 USB21_USDVDD AC30 USB21_USDVDD AC31 Vss AC32 ET1_TXD3 AC33 USB20_OTGEXICEN AC35 Vss	AC13	VDD08_OTHERS
AC16 V _{SS} AC17 VDD08_OTHERS AC18 V _{SS} AC19 VDD08_OTHERS AC20 V _{SS} AC21 VDD09_CA55 AC22 V _{SS} AC23 VDD09_CA55 AC24 V _{SS} AC25 VDD09_CA55 AC26 V _{SS} AC27 USB30_USDVDD AC28 V _{SS} AC29 USB21_USDVDD AC30 USB21_USDVDD AC31 V _{SS} AC32 ET1_TXD3 AC33 USB20_OTGEXICEN AC35 V _{SS}	AC14	Vss
AC17 VDD08_OTHERS AC18 Vss AC19 VDD08_OTHERS AC20 Vss AC21 VDD09_CA55 AC22 Vss AC23 VDD09_CA55 AC24 Vss AC25 VDD09_CA55 AC26 Vss AC27 USB30_USDVDD AC28 Vss AC29 USB21_USDVDD AC30 USB21_USDVDD AC31 Vss AC32 ET1_TXD3 AC33 USB20_OTGEXICEN AC35 Vss	AC15	VDD08_OTHERS
AC18 V _{SS} AC19 VDD08_OTHERS AC20 V _{SS} AC21 VDD09_CA55 AC22 V _{SS} AC23 VDD09_CA55 AC24 V _{SS} AC25 VDD09_CA55 AC26 V _{SS} AC27 USB30_USDVDD AC30 USB21_USDVDD AC30 USB21_USDVDD AC31 V _{SS} AC32 ET1_TXD3 AC34 V _{SS} AC35 V _{SS}	AC16	V _{SS}
AC19 VDD08_OTHERS AC20 Vss AC21 VDD09_CA55 AC22 Vss AC23 VDD09_CA55 AC24 Vss AC25 VDD09_CA55 AC26 Vss AC27 USB30_USDVDD AC28 Vss AC29 USB21_USDVDD AC30 USB21_USDVDD AC31 Vss AC32 ET1_TXD3 AC33 USB20_OTGEXICEN AC34 Vss AC35 Vss	AC17	VDD08_OTHERS
AC20 V _{SS} AC21 VDD09_CA55 AC22 V _{SS} AC23 VDD09_CA55 AC24 V _{SS} AC25 VDD09_CA55 AC26 V _{SS} AC27 USB30_USDVDD AC28 V _{SS} AC29 USB21_USDVDD AC30 USB21_USDVDD AC31 V _{SS} AC32 ET1_TXD3 AC33 USB20_OTGEXICEN AC34 V _{SS} AC35 V _{SS}	AC18	Vss
AC21 VDD09_CA55 AC22 Vss AC23 VDD09_CA55 AC24 Vss AC25 VDD09_CA55 AC26 Vss AC27 USB30_USDVDD AC28 Vss AC29 USB21_USDVDD AC30 USB21_USDVDD AC31 Vss AC32 ET1_TXD3 AC33 USB20_OTGEXICEN AC34 Vss AC35 Vss	AC19	VDD08_OTHERS
AC22 V _{SS} AC23 VDD09_CA55 AC24 V _{SS} AC25 VDD09_CA55 AC26 V _{SS} AC27 USB30_USDVDD AC28 V _{SS} AC29 USB21_USDVDD AC30 USB21_USDVDD AC31 V _{SS} AC32 ET1_TXD3 AC33 USB20_OTGEXICEN AC34 V _{SS} AC35 V _{SS}	AC20	Vss
AC23 VDD09_CA55 AC24 Vss AC25 VDD09_CA55 AC26 Vss AC27 USB30_USDVDD AC28 Vss AC29 USB21_USDVDD AC30 USB21_USDVDD AC31 Vss AC32 ET1_TXD3 AC33 USB20_OTGEXICEN AC34 Vss AC35 Vss	AC21	VDD09_CA55
AC24 V _{SS} AC25 VDD09_CA55 AC26 V _{SS} AC27 USB30_USDVDD AC28 V _{SS} AC29 USB21_USDVDD AC30 USB21_USDVDD AC31 V _{SS} AC32 ET1_TXD3 AC33 USB20_OTGEXICEN AC34 V _{SS} AC35 V _{SS}	AC22	V _{SS}
AC25 VDD09_CA55 AC26 Vss AC27 USB30_USDVDD AC28 Vss AC29 USB21_USDVDD AC30 USB21_USDVDD AC31 Vss AC32 ET1_TXD3 AC33 USB20_OTGEXICEN AC34 Vss AC35 Vss	AC23	VDD09_CA55
AC26 Vss AC27 USB30_USDVDD AC28 Vss AC29 USB21_USDVDD AC30 USB21_USDVDD AC31 Vss AC32 ET1_TXD3 AC33 USB20_OTGEXICEN AC34 Vss AC35 Vss	AC24	Vss
AC27 USB30_USDVDD AC28 V _{SS} AC29 USB21_USDVDD AC30 USB21_USDVDD AC31 V _{SS} AC32 ET1_TXD3 AC33 USB20_OTGEXICEN AC34 V _{SS} AC35 V _{SS}	AC25	VDD09_CA55
AC28 V _{SS} AC29 USB21_USDVDD AC30 USB21_USDVDD AC31 V _{SS} AC32 ET1_TXD3 AC33 USB20_OTGEXICEN AC34 V _{SS} AC35 V _{SS}	AC26	Vss
AC29 USB21_USDVDD AC30 USB21_USDVDD AC31 V _{SS} AC32 ET1_TXD3 AC33 USB20_OTGEXICEN AC34 V _{SS} AC35 V _{SS}	AC27	USB30_USDVDD
AC30 USB21_USDVDD AC31 Vss AC32 ET1_TXD3 AC33 USB20_OTGEXICEN AC34 Vss AC35 Vss	AC28	V _{SS}
AC31 V _{SS} AC32 ET1_TXD3 AC33 USB20_OTGEXICEN AC34 V _{SS} AC35 V _{SS}		
AC32 ET1_TXD3 AC33 USB20_OTGEXICEN AC34 Vss AC35 Vss	AC30	USB21_USDVDD
AC33 USB20_OTGEXICEN AC34 Vss AC35 Vss	AC31	V _{SS}
AC34 V _{SS} AC35 V _{SS}	AC32	ET1_TXD3
AC35 V _{SS}	AC33	USB20_OTGEXICEN
	AC34	V _{SS}
AC36 ET1_COL	AC35	V _{SS}
	AC36	ET1_COL
AC37 ET1_PHYINTR	AC37	ET1_PHYINTR

Ball Num.	External Pin Name
AD1	CSI1_DATA2P
AD2	CSI1_DATA2N
AD3	V _{SS}
AD4	Vss
AD5	CSI1_DATA0P
AD6	CSI1_DATA0N
AD7	V _{SS}
AD8	CSI0_MSVDD18
AD9	CSI0_MSVDD18
AD10	Vss
AD11	VDD08_OTHERS
AD12	VDD08_OTHERS
AD13	VDD08_OTHERS
AD14	Vss
AD15	VDD08_OTHERS
AD16	V _{SS}
AD17	VDD08_OTHERS
AD18	Vss
AD19	VDD08_OTHERS
AD20	Vss
AD21	VDD09_CA55
AD22	V _{SS}
AD23	VDD09_CA55
AD24	Vss
AD25	VDD09_CA55
AD26	Vss
AD27	USB30_USDVDD
AD28	V _{SS}
AD29	USB30_USVPH
AD30	USB30_USVPH
AD31	USB20_TXRTUNE
AD32	ET1_RXD3
AD33	V _{SS}
AD34	USB21_DM
AD35	USB21_DP
AD36	V _{SS}
AD37	V _{SS}

Table 2.1-1 Ball Numbers and External Pin Names (7/10)

Ball Num.	External Pin Name
AE1	V _{SS}
AE2	Vss
AE3	CSI0 DATA3P
AE4	CSI0_DATA3N
AE5	Vss
AE6	V _{SS}
AE7	NC
AE8	NC
AE9	V _{SS}
AE10	VDD08_OTHERS
AE11	VDD08_OTHERS
AE12	VDD08_OTHERS
AE13	Vss
AE14	VDD08_OTHERS
AE15	Vss
AE16	VDD08_OTHERS
AE17	Vss
AE18	VDD08_OTHERS
AE19	V _{SS}
AE20	VDD08_OTHERS
AE21	Vss
AE22	VDD09_CA55
AE23	Vss
AE24	VDD09_CA55
AE25	V _{SS}
AE26	VDD09_CA55
AE27	V _{SS}
AE28	USB31_USVPTX
AE29	USB30_USVDD33
AE30	USB30_USVDD33
AE31	Vss
AE32	PCIE1_RSTOUTB
AE33	USB20_VUBUSIN
AE34	V _{SS}
AE35	V _{SS}
AE36	USB20_DM
AE37	USB20_DP

and Ext	ernal Pin Names (7/10
Ball Num.	External Pin Name
AF1	CSI0_DATA2P
AF2	CSI0_DATA2N
AF3	V _{SS}
AF4	Vss
AF5	NC
AF6	CSI0_MSVDD0P8
AF7	CSI0_MSVDD0P8
AF8	Vss
AF9	VDD08_OTHERS
AF10	VDD08_OTHERS
AF11	VDD08_OTHERS
AF12	V _{SS}
AF13	Vss
AF14	VDD08_OTHERS
AF15	Vss
AF16	VDD08_OTHERS
AF17	V _{SS}
AF18	VDD08_OTHERS
AF19	V _{SS}
AF20	VDD08_OTHERS
AF21	Vss
AF22	VDD09_CA55
AF23	VDD09_CA55
AF24	VDD09_CA55
AF25	VDD09_CA55
AF26	VDD09_CA55
AF27	Vss
AF28	USB31_USVPTX
AF29	USB30_USVDD18
AF30	USB30_USVDD18
AF31	Vss
AF32	PCIE0_RSTOUTB
AF33	Vss
AF34	USB30_DM
AF35	USB30_DP
AF36	Vss
AF37	Vss

Ball Num.	External Pin Name
AG1	Vss
AG2	Vss
AG3	CSI0_CLKP
AG4	CSI0_CLKN
AG5	Vss
AG6	V _{SS}
AG7	VDD08_OTHERS
AG8	VDD08_OTHERS
AG9	VDD08_OTHERS
AG10	VDD08_OTHERS
AG11	V _{SS}
AG12	VDD1833_JTAG
AG13	V _{SS}
AG14	Vss
AG15	VDD08_AWO
AG16	VDD08_AWO
AG17	VDD08_AWO
AG18	VDD08_AWO
AG19	VDD08_AWO
AG20	TS1DVDD08A
AG21	TS1AVDD18
AG22	V _{SS}
AG23	VDD09_CA55
AG24	Vss
AG25	VDD09_CA55
AG26	V _{SS}
AG27	USB31_USDVDD
AG28	V _{SS}
AG29	USB31_USVPH
AG30	USB31_USVPH
AG31	V _{SS}
AG32	USB20_OTGID
AG33	USB30_TXRTUNE
AG34	V _{SS}
AG35	V _{SS}
AG36	USB30_TX0M
AG37	USB30_TX0P

Ball Num.	External Pin Name
AH1	CSI0_DATA1P
AH2	CSI0_DATA1N
АН3	V _{SS}
AH4	V _{SS}
AH5	VDD08_OTHERS
AH6	VDD08_OTHERS
AH7	VDD08_OTHERS
AH8	VDD08_OTHERS
AH9	VDD08_OTHERS
AH10	Vss
AH11	Vss
AH12	VDD1833_PRE18_JTA G
AH13	V _{SS}
AH14	VDD1833_PRE18_OTH ERS_A
AH15	VDD1833_PRE18_OTH ERS_A
AH16	V _{SS}
AH17	Vss
AH18	Vss
AH19	V _{SS}
AH20	Vss
AH21	Vss
AH22	PLDVDD08_PLLCLN_D TY_DRP
AH23	PLVSS_PLLCLN_DTY_ DRP
AH24	PLVDD_PLLCLN_DTY_ DRP
AH25	V _{SS}
AH26	Vss
AH27	USB31_USDVDD
AH28	V _{SS}
AH29	USB31_USVDD33
AH30	USB31_USVDD33
AH31	V _{SS}
AH32	USB21_TXRTUNE
AH33	V _{SS}
AH34	USB31_TX0M
AH35	USB31_TX0P
AH36	V _{SS}
AH37	Vss

Table 2.1-1 Ball Numbers and External Pin Names (8/10)

Ball Num.	External Pin Name
AJ1	Vss
AJ2	Vss
AJ3	NC
AJ4	NC
AJ5	VDD08_OTHERS
AJ6	VDD08_OTHERS
AJ7	VDD08_OTHERS
AJ8	VDD08_OTHERS
AJ9	V _{SS}
AJ10	Vss
AJ11	VDD1833_AWO
AJ12	V _{SS}
AJ13	VDD1833_XSPI
AJ14	VDD1833_OTHERS_A
AJ15	VDD1833_PRE18_OTH ERS_B
AJ16	VDD1833_OTHERS_B
AJ17	VDD1833_PRE18_OTH ERS_C
AJ18	VDD1833_OTHERS_C
AJ19	VDD1833_PRE18_OTH ERS_D
AJ20	VDD1833_OTHERS_D
AJ21	VDD1833_PRE18_SD2
AJ22	VDD18_AWO
AJ23	Vss
AJ24	VDD1833_SD2
AJ25	VDD1833_PRE18_SD1
AJ26	VDD1833_SD1
AJ27	VDD1833_PRE18_SD0
AJ28	VDD1833_SD0
AJ29	USB31_USVDD18
AJ30	USB31_USVDD18
AJ31	Vss
AJ32	NC
AJ33	USB3_USRESREF
AJ34	V _{SS}
AJ35	V _{SS}
AJ36	USB30_RX0M
AJ37	USB30_RX0P

Ball Num.	External Pin Name
AK1	CSI0_DATA0P
AK2	CSI0_DATA0N
AK3	V _{SS}
AK4	V _{SS}
AK5	V _{SS}
AK6	VDD18_PWC
AK7	VDD18_PWC
AK8	ADAVDD18
AK9	ADAVDD18
AK10	V _{SS}
AK11	VDD1833_AWO
AK12	V _{SS}
AK13	VDD1833_XSPI
AK14	VDD1833_OTHERS_A
AK15	VDD1833_PRE18_OTH ERS_B
AK16	VDD1833_OTHERS_B
AK17	VDD1833_PRE18_OTH ERS_C
AK18	VDD1833_OTHERS_C
AK19	VDD1833_PRE18_OTH ERS_D
AK20	VDD1833_OTHERS_D
AK21	VDD1833_PRE18_SD2
AK22	VDD18_AWO
AK23	Vss
AK24	VDD1833_SD2
AK25	VDD1833_PRE18_SD1
AK26	VDD1833_SD1
AK27	VDD1833_PRE18_SD0
AK28	VDD1833_SD0
AK29	Vss
AK30	Vss
AK31	Vss
AK32	NC
AK33	Vss
AK34	USB31_RX0M
AK35	USB31_RX0P
AK36	Vss
AK37	Vss

Ball Num.	External Pin Name
AL1	Vss
AL2	Vss
AL3	TS0AVDD18
AL4	TS0DVDD08A
AL5	Vss
AL6	PWEN2
AL7	PWEN1
AL8	ADAVSS18
AL9	ADAVSS18
AL10	VDD1833_PRE18_AWO
AL11	Vss
AL12	VDD1833_PRE18_XSPI
AL13	Vss
AL14	VDD1218_I3C
AL15	Vss
AL16	Vss
AL17	Vss
AL18	Vss
AL19	Vss
AL20	Vss
AL21	Vss
AL22	V _{SS}
AL23	Vss
AL24	Vss
AL25	V _{SS}
AL26	Vss
AL27	Vss
AL28	V _{SS}
AL29	Vss
AL30	Vss
AL31	Vss
AL32	V _{SS}
AL33	USB31_TXRTUNE
AL34	Vss
AL35	V _{SS}
AL36	USB31_DM
AL37	USB31_DP

AM1 NC AM2 NC AM3 OTPVDD18 AM4 VDD08_AWO AM5 NC AM6 PWENO AM7 QRESNSEL AM8 NC AM9 P15 AM10 VDD1833_PRE18_AW AM11 Vss AM12 VDD1833_PRE18_XSF AM13 Vss AM14 VDD1218_I3C AM15 Vss AM16 XSPI0_INTON AM17 P45 AM18 P33 AM19 P40 AM20 P54 AM21 P65 AM22 P62 AM23 P74 AM24 P77 AM25 P72 AM26 Vss AM27 PA5 AM28 PA0 AM29 P94 AM30 P93 AM31 P91 AM32 Vss	
AM3 OTPVDD18 AM4 VDD08_AWO AM5 NC AM6 PWEN0 AM7 QRESNSEL AM8 NC AM9 P15 AM10 VDD1833_PRE18_AW AM11 Vss AM12 VDD1833_PRE18_XSF AM13 Vss AM14 VDD1218_I3C AM15 Vss AM16 XSPIO_INTON AM17 P45 AM18 P33 AM19 P40 AM20 P54 AM21 P65 AM22 P62 AM23 P74 AM24 P77 AM25 P72 AM26 Vss AM27 PA5 AM28 PA0 AM29 P94 AM30 P93 AM31 P91 AM34 Vss	
AM4 VDD08_AWO AM5 NC AM6 PWEN0 AM7 QRESNSEL AM8 NC AM9 P15 AM10 VDD1833_PRE18_AW AM11 Vss AM12 VDD1833_PRE18_XSF AM13 Vss AM14 VDD1218_I3C AM15 Vss AM16 XSPIO_INTON AM17 P45 AM18 P33 AM19 P40 AM20 P54 AM21 P65 AM22 P62 AM23 P74 AM24 P77 AM25 P72 AM26 Vss AM27 PA5 AM28 PA0 AM29 P94 AM30 P93 AM31 P91 AM34 Vss	
AM5 NC AM6 PWEN0 AM7 QRESNSEL AM8 NC AM9 P15 AM10 VDD1833_PRE18_AW AM11 Vss AM12 VDD1833_PRE18_XSF AM13 Vss AM14 VDD1218_I3C AM15 Vss AM16 XSPI0_INTON AM17 P45 AM18 P33 AM19 P40 AM20 P54 AM21 P65 AM22 P62 AM21 P65 AM22 P62 AM23 P74 AM24 P77 AM25 P72 AM26 Vss AM27 PA5 AM28 PA0 AM29 P94 AM30 P93 AM31 P91 AM32 Vss AM34 Vss	
AM6 PWEN0 AM7 QRESNSEL AM8 NC AM9 P15 AM10 VDD1833_PRE18_AW AM11 Vss AM12 VDD1833_PRE18_XSF AM13 Vss AM14 VDD1218_I3C AM15 Vss AM16 XSPIO_INTON AM17 P45 AM18 P33 AM19 P40 AM20 P54 AM21 P65 AM22 P62 AM23 P74 AM24 P77 AM25 P72 AM26 Vss AM27 PA5 AM28 PA0 AM29 P94 AM30 P93 AM31 P91 AM32 Vss AM34 Vss	
AM7 QRESNSEL AM8 NC AM9 P15 AM10 VDD1833_PRE18_AW AM11 Vss AM12 VDD1833_PRE18_XSF AM13 Vss AM14 VDD1218_I3C AM15 Vss AM16 XSPI0_INTON AM17 P45 AM18 P33 AM19 P40 AM20 P54 AM21 P65 AM22 P62 AM21 P65 AM22 P62 AM24 P77 AM25 P72 AM26 Vss AM27 PA5 AM28 PA0 AM29 P94 AM30 P93 AM31 P91 AM32 Vss AM34 Vss AM34 Vss	
AM8 NC AM9 P15 AM10 VDD1833_PRE18_AW AM11 Vss AM12 VDD1833_PRE18_XSF AM13 Vss AM14 VDD1218_I3C AM15 Vss AM16 XSPI0_INTON AM17 P45 AM18 P33 AM19 P40 AM20 P54 AM21 P65 AM22 P62 AM23 P74 AM24 P77 AM25 P72 AM26 Vss AM27 PA5 AM28 PA0 AM29 P94 AM30 P93 AM31 P91 AM32 Vss AM31 Vss AM34 Vss	
AM9 P15 AM10 VDD1833_PRE18_AW AM11 Vss AM12 VDD1833_PRE18_XSF AM13 Vss AM14 VDD1218_I3C AM15 Vss AM16 XSPIO_INTON AM17 P45 AM18 P33 AM19 P40 AM20 P54 AM21 P65 AM22 P62 AM23 P74 AM24 P77 AM25 P72 AM26 Vss AM27 PA5 AM28 PA0 AM29 P94 AM30 P93 AM31 P91 AM32 Vss AM34 Vss	
AM10 VDD1833_PRE18_AW AM11 Vss AM12 VDD1833_PRE18_XSF AM13 Vss AM14 VDD1218_I3C AM15 Vss AM16 XSPIO_INTON AM17 P45 AM18 P33 AM19 P40 AM20 P54 AM21 P65 AM22 P62 AM21 P65 AM22 P62 AM23 P74 AM24 P77 AM25 P72 AM26 Vss AM27 PA5 AM27 PA5 AM28 PA0 AM29 P94 AM30 P93 AM31 P91 AM32 Vss AM33 Vss AM34 Vss	
AM11 Vss AM12 VDD1833_PRE18_XSF AM13 Vss AM14 VDD1218_I3C AM15 Vss AM16 XSPI0_INTON AM17 P45 AM18 P33 AM19 P40 AM20 P54 AM21 P65 AM22 P62 AM23 P74 AM24 P77 AM25 P72 AM26 Vss AM27 PA5 AM28 PA0 AM29 P94 AM30 P93 AM31 P91 AM32 Vss AM33 Vss AM34 Vss	
AM12 VDD1833_PRE18_XSF AM13 Vss AM14 VDD1218_I3C AM15 Vss AM16 XSPIO_INTON AM17 P45 AM18 P33 AM19 P40 AM20 P54 AM21 P65 AM22 P62 AM23 P74 AM24 P77 AM25 P72 AM26 Vss AM27 PA5 AM28 PA0 AM29 P94 AM30 P93 AM31 P91 AM32 Vss AM33 Vss AM34 Vss	WO
AM13 Vss AM14 VDD1218_I3C AM15 Vss AM16 XSPI0_INTON AM17 P45 AM18 P33 AM19 P40 AM20 P54 AM21 P65 AM22 P62 AM23 P74 AM24 P77 AM25 P72 AM26 Vss AM27 PA5 AM28 PA0 AM29 P94 AM30 P93 AM31 P91 AM32 Vss AM33 Vss AM34 Vss	
AM14 VDD1218_I3C AM15 Vss AM16 XSPI0_INTON AM17 P45 AM18 P33 AM19 P40 AM20 P54 AM21 P65 AM22 P62 AM23 P74 AM24 P77 AM25 P72 AM26 Vss AM27 PA5 AM28 PA0 AM29 P94 AM30 P93 AM31 P91 AM32 Vss AM34 Vss	SPI
AM15 Vss AM16 XSPI0_INTON AM17 P45 AM18 P33 AM19 P40 AM20 P54 AM21 P65 AM22 P62 AM23 P74 AM24 P77 AM25 P72 AM26 Vss AM27 PA5 AM28 PA0 AM29 P94 AM30 P93 AM31 P91 AM32 Vss AM34 Vss	
AM16 XSPI0_INTON AM17 P45 AM18 P33 AM19 P40 AM20 P54 AM21 P65 AM22 P62 AM23 P74 AM24 P77 AM25 P72 AM26 Vss AM27 PA5 AM28 PA0 AM29 P94 AM30 P93 AM31 P91 AM32 Vss AM34 Vss	
AM17 P45 AM18 P33 AM19 P40 AM20 P54 AM21 P65 AM22 P62 AM23 P74 AM24 P77 AM25 P72 AM26 Vss AM27 PA5 AM28 PA0 AM29 P94 AM30 P93 AM31 P91 AM32 Vss AM34 Vss	
AM18 P33 AM19 P40 AM20 P54 AM21 P65 AM22 P62 AM23 P74 AM24 P77 AM25 P72 AM26 Vss AM27 PA5 AM28 PA0 AM29 P94 AM30 P93 AM31 P91 AM32 Vss AM33 Vss AM34 Vss	
AM19 P40 AM20 P54 AM21 P65 AM22 P62 AM23 P74 AM24 P77 AM25 P72 AM26 Vss AM27 PA5 AM28 PA0 AM29 P94 AM30 P93 AM31 P91 AM32 Vss AM33 Vss AM34 Vss	
AM20 P54 AM21 P65 AM22 P62 AM23 P74 AM24 P77 AM25 P72 AM26 Vss AM27 PA5 AM28 PA0 AM29 P94 AM30 P93 AM31 P91 AM32 Vss AM33 Vss AM34 Vss	
AM21 P65 AM22 P62 AM23 P74 AM24 P77 AM25 P72 AM26 Vss AM27 PA5 AM28 PA0 AM29 P94 AM30 P93 AM31 P91 AM32 Vss AM33 Vss AM34 Vss	
AM22 P62 AM23 P74 AM24 P77 AM25 P72 AM26 Vss AM27 PA5 AM28 PA0 AM29 P94 AM30 P93 AM31 P91 AM32 Vss AM33 Vss AM34 Vss	
AM23 P74 AM24 P77 AM25 P72 AM26 Vss AM27 PA5 AM28 PA0 AM29 P94 AM30 P93 AM31 P91 AM32 Vss AM33 Vss AM34 Vss	
AM24 P77 AM25 P72 AM26 Vss AM27 PA5 AM28 PA0 AM29 P94 AM30 P93 AM31 P91 AM32 Vss AM33 Vss AM34 Vss	
AM25 P72 AM26 Vss AM27 PA5 AM28 PA0 AM29 P94 AM30 P93 AM31 P91 AM32 Vss AM33 Vss AM34 Vss	
AM26 Vss AM27 PA5 AM28 PA0 AM29 P94 AM30 P93 AM31 P91 AM32 Vss AM33 Vss AM34 Vss	
AM27 PA5 AM28 PA0 AM29 P94 AM30 P93 AM31 P91 AM32 V _{ss} AM33 V _{ss} AM34 V _{ss}	
AM28 PA0 AM29 P94 AM30 P93 AM31 P91 AM32 V _{SS} AM33 V _{SS} AM34 V _{SS}	
AM29 P94 AM30 P93 AM31 P91 AM32 Vss AM33 Vss AM34 Vss	
AM30 P93 AM31 P91 AM32 Vss AM33 Vss AM34 Vss	
AM31 P91 AM32 Vss AM33 Vss AM34 Vss	
AM32 V _{SS} AM33 V _{SS} AM34 V _{SS}	
AM33 Vss AM34 Vss	
AM34 Vss	
AM35 V _{SS}	
AM36 Vss	
AM37 Vss	

Table 2.1-1 Ball Numbers and External Pin Names (9/10)

Ball Num.	External Pin Name
AN1	Vss
AN2	Vss
AN3	V _{SS}
AN4	Vss
AN5	Vss
AN6	V _{SS}
AN7	MD_BOOT3
AN8	QBYPASS
AN9	P04
AN10	Vss
AN11	P20
AN12	V _{SS}
AN13	Vss
AN14	XSPI0_RSTO0N
AN15	XSPI0_RESET0N
AN16	XSPI0_ECS0N
AN17	P46
AN18	P36
AN19	V _{SS}
AN20	P56
AN21	P51
AN22	V _{SS}
AN23	P80
AN24	P83
AN25	V _{SS}
AN26	Vss
AN27	VSS
AN28	PA4
AN29	P97
AN30	P92
AN31	P96
AN32	Vss
AN33	PB1
AN34	Vss
AN35	SD0DAT1
AN36	SD0CMD
AN37	SD0CLK

Ball Num.	External Pin Name
AP1	ANI004
AP2	ANI001
AP3	ADAVSS18
AP4	BOOTPLLCA0
AP5	MD_BOOT2
AP6	WDTUDFCA
AP7	NMI
AP8	MD_BOOT4
AP9	P02
AP10	P06
AP11	P10
AP12	TDI
AP13	XSPI0_CKP
AP14	XSPI0_IO0
AP15	XSPI0_IO6
AP16	XSPI0_IO7
AP17	P43
AP18	P41
AP19	P34
AP20	P60
AP21	P66
AP22	P52
AP23	P81
AP24	P85
AP25	P73
AP26	V _{SS}
AP27	PA2
AP28	PA1
AP29	PA7
AP30	P90
AP31	V _{SS}
AP32	PB4
AP33	PB3
AP34	SD1DAT0
V D 3 E	SD0DAT0
AP35	
AP36	SD0DAT5

Ball Num.	External Pin Name
AR1	ANI002
AR2	ADAVSS18
AR3	ANI003
AR4	BOOTSELCPU
AR5	MD_BOOT1
AR6	WDTUDFCM
AR7	BSCANP
AR8	NC
AR9	P03
AR10	P07
AR11	P12
AR12	TMS_SWDIO
AR13	XSPI0_CKN
AR14	XSPI0_IO1
AR15	XSPI0_IO5
AR16	XSPI0_IO4
AR17	P32
AR18	P31
AR19	P37
AR20	P61
AR21	P57
AR22	P55
AR23	P87
AR24	P84
AR25	P75
AR26	P70
AR27	Vss
AR28	PA6
AR29	PA3
AR30	P95
AR31	PB2
AR32	PB0
AR33	PB5
AR34	SD1DAT3
AR35	SD1CMD
AR36	SD0DAT6
AR37	SD0DAT3

Ball Num.	External Pin Name
AT1	ANI006
AT2	ANI007
AT3	ANI000
AT4	V _{SS}
AT5	BOOTPLLCA1
AT6	SCIF_TXD
AT7	V _{SS}
AT8	P01
AT9	P13
AT10	Vss
AT11	P14
AT12	TDO
AT13	Vss
AT14	XSPI0_CS0N
AT15	Vss
AT16	XSPI0_IO3
AT17	P35
AT18	P42
AT19	V _{SS}
AT20	P50
AT21	P67
AT22	V _{SS}
AT23	P82
AT24	Vss
AT25	P76
AT26	Vss
AT27	Vss
AT28	V _{SS}
AT29	Vss
AT30	Vss
AT31	V _{SS}
AT32	Vss
AT33	Vss
AT34	SD1DAT2
AT35	V _{SS}
AT36	SD0RSTN
AT37	SD0DAT4

Table 2.1-1 Ball Numbers and External Pin Names (10/10)

Ball	External Din Name					
Num.	External Pin Name ADAVSS18					
AU1	ANI005					
AU2						
AU3	ADAVSS18					
AU4	MD_BOOT0					
AU5	MD_CLKS					
AU6	SCIF_RXD					
AU7	QRESN					
AU8	P00					
AU9	P11					
AU10	P05					
AU11	P21					
AU12	TRSTN					
AU13	TCK_SWCLK					
AU14	XSPI0_DS					
AU15	XSPI0_IO2					
AU16	V _{SS}					
AU17	P30					
AU18	P44					
AU19	P47					
AU20	P53					
AU21	P64					
AU22	P63					
AU23	P86					
AU24	P71					
AU25	V _{SS}					
AU26	EMXTAL					
AU27	EMEXTAL					
AU28	AUDIO_XTAL					
AU29	AUDIO_EXTAL					
AU30	RTXIN					
AU31	RTXOUT					
AU32	QEXTAL					
AU33	QXTAL					
AU34	SD1DAT1					
AU35	SD1CLK					
AU36	SD0DAT7					
AU37	Vss					

2.2 External Pins

2.2.1 List of External Pins

Table 2.2-1 List of External Pins (1/14)

Table 2.2-1	List of External Pins (1/14)					
Pin Name	Input / Output	Voltage (V)	I/O Power Group	Initial Value*7	I/O Type	Pin State when not in Use
QXTAL	Output	1.8	VDD18_AWO	Hi-Z	1.8-V OSC	Open for CLKIN into QEXTAL or always in use for the crystal resonator
QEXTAL	Input	1.8	VDD18_AWO	_	1.8-V OSC	Always in use
EMXTAL	Output	1.8	VDD18_AWO	Hi-Z	1.8-V OSC	Open
EMEXTAL	Input	1.8	VDD18_AWO	_	1.8-V OSC	V _{SS}
RTXOUT	Output	1.8	VDD18_AWO	Hi-Z	1.8-V OSC	Open
RTXIN	Input	1.8	VDD18_AWO	_	1.8-V OSC	Vss
AUDIO_XTAL	Output	1.8	VDD18_AWO	Hi-Z	1.8-V OSC	Open
AUDIO_EXTAL	Input	1.8	VDD18_AWO	_	1.8-V OSC	V _{SS}
BOOTSELCPU	Input	1.8	VDD18_PWC	Pull down*2	1.8-V I/O	Always in use
BOOTPLLCA1	Input	1.8	VDD18_PWC	Pull up*2	1.8-V I/O	Always in use
BOOTPLLCA0	Input	1.8	VDD18_PWC	Pull down*2	1.8-V I/O	Always in use
MD_BOOT4	Input	1.8	VDD18_PWC	Pull down*2	1.8-V I/O	Always in use
MD_BOOT3	Input	1.8	VDD18_PWC	Pull down*2	1.8-V I/O	Always in use
MD_BOOT2	Input	1.8	VDD18_PWC	Pull up*2	1.8-V I/O	Always in use
MD_BOOT1	Input	1.8	VDD18_PWC	Pull up*2	1.8-V I/O	Always in use
MD_BOOT0	Input	1.8	VDD18_PWC	Pull down*2	1.8-V I/O	Always in use
MD_CLKS	 Input	1.8	VDD18_PWC	Pull up*2	1.8-V I/O	Open
QRESN	Input	1.8	VDD18_PWC		1.8-V I/O	Always in use
NMI	 Input	1.8	VDD18_PWC	_	1.8-V I/O	Pull down
QBYPASS	 Input	1.8	VDD18_PWC	Pull down*2	1.8-V I/O	Open
BSCANP	Input	1.8	VDD18_PWC	Pull down*2	1.8-V I/O	Open
QRESNSEL	Input	1.8	VDD18_PWC	_	1.8-V I/O	Pull down
PWEN0	Output	1.8	VDD18_PWC	Low	1.8-V I/O	Open
PWEN1	Output	1.8	VDD18_PWC	Low	1.8-V I/O	Open
PWEN2	Output	1.8	VDD18_PWC	Low	1.8-V I/O	Open
TMS_SWDIO	Input / Output	1.8/3.3	VDD1833_JTAG	Hi-Z	3.3/1.8-V switching I/O (type 1)	Pull up
TCK_SWCLK	Input	1.8/3.3	VDD1833_JTAG	_	3.3/1.8-V switching I/O (type 1)	Pull up or pull down
TDO	Output	1.8/3.3	VDD1833_JTAG	Hi-Z*3	3.3/1.8-V switching I/O (type 1)	Open
TDI	Input	1.8/3.3	VDD1833_JTAG	_	3.3/1.8-V switching I/O (type 1)	Pull up or pull down
TRSTN	Input	1.8/3.3	VDD1833_JTAG	_	3.3/1.8-V switching I/O (type 1)	Pull down
VDD1833_JTAG	_	1.8/3.3	_	_	_	Open*6
VDD1833_PRE18	_JTAG —	1.8		_	_	Open*6
WDTUDFCM	Output	1.8/3.3	VDD1833_AWO	Hi-Z	3.3/1.8-V switching I/O (type 1)	Open
WDTUDFCA	Output	1.8/3.3	VDD1833_AWO	Hi-Z	3.3/1.8-V switching I/O (type 1)	Open
SCIF_RXD	Input	1.8/3.3	VDD1833_AWO	_	3.3/1.8-V switching I/O (type 1)	Pull up

Table 2.2-1 List of External Pins (2/14)

Pin Name	Input / Output	Voltage (V)	I/O Power Group	Initial Value*7	I/O Type	Pin State when not in Use
SCIF_TXD	Output	1.8/3.3	VDD1833_AWO	Hi-Z	3.3/1.8-V switching I/O (type 1)	Open
ANI000 to 007	Input	1.8	ADAVDD18	_	ADC I/O	Open
ADAVDD18	_	1.8	_	_	_	Always in use
ADAVSS18	_	_	_	_	_	Always in use
XSPI0_CKP	Output	1.8/3.3	VDD1833_XSPI	Hi-Z	3.3/1.8-V switching I/O (type 3)	Open
XSPI0_CKN	Output	1.8/3.3	VDD1833_XSPI	Hi-Z	3.3/1.8-V switching I/O (type 3)	Open
XSPI0_CS0N	Output	1.8/3.3	VDD1833_XSPI	Hi-Z	3.3/1.8-V switching I/O (type 1)	Open
XSPI0_DS	Input / Output	1.8/3.3	VDD1833_XSPI	Hi-Z	3.3/1.8-V switching I/O (type 3)	Pull up or pull down
XSPI0_IO0 to 7	Input / Output	1.8/3.3	VDD1833_XSPI	Hi-Z	3.3/1.8-V switching I/O (type 3)	Pull up or pull down
XSPI0_RESET0N	Output	1.8/3.3	VDD1833_XSPI	Hi-Z	3.3/1.8-V switching I/O (type 1)	Open
XSPI0_RSTO0N	Input	1.8/3.3	VDD1833_XSPI	_	3.3/1.8-V switching I/O (type 1)	Pull down
XSPI0_INT0N	Input	1.8/3.3	VDD1833_XSPI	_	3.3/1.8-V switching I/O (type 1)	Pull down
XSPI0_ECS0N	Input	1.8/3.3	VDD1833_XSPI	_	3.3/1.8-V switching I/O (type 1)	Pull down
VDD1833_XSPI	_	1.8/3.3	_	_	_	Open*6
VDD1833_PRE18_XSPI	_	1.8	_	_	_	Open*6
SD0CLK	Output	1.8/3.3	VDD1833_SD0	Low	3.3/1.8-V switching I/O (type 3)	Open
SD0CMD	Input / Output	1.8/3.3	VDD1833_SD0	Hi-Z	3.3/1.8-V switching I/O (type 3)	Pull up or pull down
SD0DAT0 to 7	Input / Output	1.8/3.3	VDD1833_SD0	Hi-Z	3.3/1.8-V switching I/O (type 3)	Pull up or pull down
SDORSTN	Output	1.8/3.3	VDD1833_SD0	Low	3.3/1.8-V switching I/O (type 3)	Open
VDD1833_SD0	_	1.8/3.3	_	_	_	Open*6
VDD1833_PRE18_SD0		1.8				Open*6
SD1CLK	Output	1.8/3.3	VDD1833_SD1	Low	3.3/1.8-V switching I/O (type 3)	Open
SD1CMD	Input / Output	1.8/3.3	VDD1833_SD1	Hi-Z	3.3/1.8-V switching I/O (type 3)	Pull up or pull down
SD1DAT0 to 3	Input / Output	1.8/3.3	VDD1833_SD1	Hi-Z	3.3/1.8-V switching I/O (type 3)	Pull up or pull down
VDD1833_SD1	_	1.8/3.3	_	_	_	Open*6
VDD1833_PRE18_SD1	_	1.8	_	_	_	Open*6
VDD1833_SD2	_	1.8/3.3	_		_	Open
VDD1833_PRE18_SD2	_	1.8	_	_	_	Open
USB20_DP	Input / Output	3.3	USB20_USVDD33	Low	USB2 PHY	Open
USB20_DM	Input / Output	3.3	USB20_USVDD33	Low	USB2 PHY	Open

Table 2.2-1 List of External Pins (3/14)

Pin Name	Input / Output	Voltage (V)	I/O Power Group	Initial Value*7	I/O Type	Pin State when not in Use
USB20_OTGID	Input	1.8	USB20_USVDD18	Hi-Z	USB2 PHY	Open
USB20_VUBUSIN*11	Input	3.3*4	USB20_USVDD33	Hi-Z	USB2 PHY	Open
USB20_OTGEXICEN	Output	3.3	VDD33_OTHERS	High	3.3-V I/O	Open
USB20_TXRTUNE	_	_	_	_	USB2 PHY	Open
USB20_USVDD33	_	3.3	_	_	_	Vss
USB20_USVDD18	_	1.8	_	_	_	V _{SS}
USB20_USDVDD*10	_	0.8	_	_	_	Vss
USB21_DP	Input / Output	3.3	USB21_USVDD33	Low	USB2 PHY	Open
USB21_DM	Input / Output	3.3	USB21_USVDD33		USB2 PHY	Open
USB21_TXRTUNE		_		_	USB2 PHY	Open
USB21_USVDD33	_	3.3	_	_	_	Vss
USB21_USVDD18	_	1.8	_	_	_	Vss
USB21_USDVDD*10	_	0.8	_	_	_	V _{SS}
USB30_DP	Input / Output	3.3	USB30_USVDD33	Low	USB2 PHY	Open
USB30_DM	Input / Output	3.3	USB30_USVDD33		USB2 PHY	Open
USB30_RX0M	Input	0.8	USB30_USVPTX	_	USB3 PHY	Open
USB30_RX0P	Input	0.8	USB30_USVPTX	_	USB3 PHY	Open
USB30_TX0M	Output	0.8	USB30_USVPTX	Hi-Z	USB3 PHY	Open
USB30_TX0P	Output	0.8	USB30_USVPTX	Hi-Z	USB3 PHY	Open
USB3_USRESREF				_	USB3 PHY	Open
USB30 TXRTUNE					USB2 PHY	Open
USB30_USVPH		1.8			USBZ FIII	Vss
USB30_USVPTX		0.8				
_						V _{SS}
USB30_USVDD33	<u> </u>	3.3			_	Vss
USB30_USVDD18	<u> </u>	1.8				Vss
USB30_USDVDD*10		0.8				V _{SS}
USB31_DP	Input / Output	3.3	USB31_USVDD33		USB2 PHY	Open
USB31_DM	Input / Output	3.3	USB31_USVDD33		USB2 PHY	Open
USB31_RX0M	Input	0.8	USB31_USVPTX	_	USB3 PHY	Open
USB31_RX0P	Input	0.8	USB31_USVPTX		USB3 PHY	Open
USB31_TX0M	Output	0.8	USB31_USVPTX	Hi-Z	USB3 PHY	Open
USB31_TX0P	Output	0.8	USB31_USVPTX	Hi-Z	USB3 PHY	Open
USB31_TXRTUNE		_		_	USB2 PHY	Open
USB31_USVPH	_	1.8	_	_	_	Vss
USB31_USVPTX	_	0.8	_	_	_	V _{SS}
USB31_USVDD33	_	3.3	_	_	_	Vss
USB31_USVDD18	_	1.8	_	_	_	Vss
USB31_USDVDD*10		0.8	_	_	_	V _{SS}
PCIE_TXDPL0	Output	1.8	PCIE_VCC18AL01	Hi-Z	PCIE PHY	Open*9
PCIE_TXDNL0	Output	1.8	PCIE_VCC18AL01	Hi-Z	PCIE PHY	Open*9
PCIE_TXDPL1	Output	1.8	PCIE_VCC18AL01	Hi-Z	PCIE PHY	Open*9
PCIE_TXDNL1	Output	1.8	PCIE_VCC18AL01	Hi-Z	PCIE PHY	Open*9
PCIE_TXDPL2	Output	1.8	PCIE_VCC18AL23	Hi-Z	PCIE PHY	Open*9
PCIE_TXDNL2	Output	1.8	PCIE_VCC18AL23	Hi-Z	PCIE PHY	Open*9
PCIE_TXDPL3	Output	1.8	PCIE_VCC18AL23	Hi-Z	PCIE PHY	Open*9
PCIE_TXDNL3	Output	1.8	PCIE_VCC18AL23	Hi-Z	PCIE PHY	Open*9
PCIE_RXDPL0	Input	1.8	PCIE_VCC18AL01	_	PCIE PHY	Open
PCIE_RXDNL0	Input	1.8	PCIE_VCC18AL01		PCIE PHY	Open
PCIE_RXDPL1	Input	1.8	PCIE_VCC18AL01		PCIE PHY	Open
PCIE_RXDNL1	Input	1.8	PCIE_VCC18AL01		PCIE PHY	Open
PCIE_RXDPL2	Input	1.8	PCIE_VCC18AL23		PCIE PHY	Open
PCIE_RXDNL2	Input	1.8	PCIE_VCC18AL23		PCIE PHY	Open

Table 2.2-1 List of External Pins (4/14)

Pin Name	Input / Output	Voltage (V)	I/O Power Group	Initial Value*7	I/O Type	Pin State when not in Use
PCIE_RXDPL3	Input	1.8	PCIE_VCC18AL23		PCIE PHY	Open
PCIE_RXDNL3	Input	1.8	PCIE_VCC18AL23	_	PCIE PHY	Open
PCIE_REFCLKP0	Input	1.8	PCIE_VCC18AL01		PCIE PHY	Open
PCIE_REFCLKN0	Input	1.8	PCIE_VCC18AL01		PCIE PHY	Open
PCIE_REFCLKP1	Input	1.8	PCIE_VCC18AL23	_	PCIE PHY	Open
PCIE_REFCLKN1	Input	1.8	PCIE_VCC18AL23	_	PCIE PHY	Open
PCIE0_RSTOUTB	Output	3.3	VDD33_OTHERS	High	3.3-V I/O	Open
PCIE1_RSTOUTB	Output	3.3	VDD33_OTHERS	High	3.3-V I/O	Open
PCIE_VCC18ACMN		1.8	_	_	_	Vss
PCIE_VCC18AL01		1.8	_	_	_	Vss
PCIE_VCC18AL23		1.8	_	_	_	Vss
PCIE_VCC08AL01	_	0.8	_	_	_	Vss
PCIE_VCC08AL23	_	0.8	_	_	_	V _{SS}
ET0_MDIO	Input / Output	1.8/3.3	VDD1833_ET0	Hi-Z	3.3/1.8-V switching I/O (type 3)	Open
ET0_MDC	Output	1.8/3.3	VDD1833_ET0	Low	3.3/1.8-V switching I/O (type 3)	Open
ET0_RXCTL_RXDV	Input	1.8/3.3	VDD1833_ET0	_	3.3/1.8-V switching I/O (type 3)	Pull down
ET0_TXCTL_TXEN	Output	1.8/3.3	VDD1833_ET0	Low	3.3/1.8-V switching I/O (type 3)	Open
ET0_TXER	Output	1.8/3.3	VDD1833_ET0	Low	3.3/1.8-V switching I/O (type 3)	Open
ET0_RXER	Input	1.8/3.3	VDD1833_ET0	_	3.3/1.8-V switching I/O (type 3)	Pull down
ET0_RXC_RXCLK	Input	1.8/3.3	VDD1833_ET0	_	3.3/1.8-V switching I/O (type 3)	Pull down
ET0_TXC_TXCLK	Input / Output	1.8/3.3	VDD1833_ET0	Hi-Z	3.3/1.8-V switching I/O (type 3)	Open
ET0_CRS	Input	1.8/3.3	VDD1833_ET0	_	3.3/1.8-V switching I/O (type 3)	Pull down
ET0_COL	Input	1.8/3.3	VDD1833_ET0	_	3.3/1.8-V switching I/O (type 3)	Pull down
ET0_TXD0	Output	1.8/3.3	VDD1833_ET0	Low	3.3/1.8-V switching I/O (type 3)	Open
ET0_TXD1	Output	1.8/3.3	VDD1833_ET0	Low	3.3/1.8-V switching I/O (type 3)	Open
ET0_TXD2	Output	1.8/3.3	VDD1833_ET0	Low	3.3/1.8-V switching I/O (type 3)	Open
ETO_TXD3	Output	1.8/3.3	VDD1833_ET0	Low	3.3/1.8-V switching I/O (type 3)	Open
ET0_RXD0	Input	1.8/3.3	VDD1833_ET0	_	3.3/1.8-V switching I/O (type 3)	Pull down
ET0_RXD1	Input	1.8/3.3	VDD1833_ET0	_	3.3/1.8-V switching I/O (type 3)	Pull down
ET0_RXD2	Input	1.8/3.3	VDD1833_ET0	_	3.3/1.8-V switching I/O (type 3)	Pull down

Table 2.2-1 List of External Pins (5/14)

Pin Name	Input / Output	Voltage (V)	I/O Power Group	Initial Value*7	I/O Type	Pin State when not in Use
ET0_RXD3	Input	1.8/3.3	VDD1833_ET0	_	3.3/1.8-V switching I/O (type 3)	Pull down
ET0_PHYINTR	Input	1.8/3.3	VDD1833_ET0	_	3.3/1.8-V switching I/O (type 3)	Pull down
VDD1833_ET0	_	1.8/3.3	_	_	_	Open*6
VDD1833_PRE18_ET0	_	1.8	_			Open*6
ET1_MDIO	Input / Output	1.8/3.3	VDD1833_ET1	Hi-Z	3.3/1.8-V switching I/O (type 3)	Open
ET1_MDC	Output	1.8/3.3	VDD1833_ET1	Low	3.3/1.8-V switching I/O (type 3)	Open
ET1_RXCTL_RXDV	Input	1.8/3.3	VDD1833_ET1	_	3.3/1.8-V switching I/O (type 3)	Pull down
ET1_TXCTL_TXEN	Output	1.8/3.3	VDD1833_ET1	Low	3.3/1.8-V switching I/O (type 3)	Open
ET1_TXER	Output	1.8/3.3	VDD1833_ET1	Low	3.3/1.8-V switching I/O (type 3)	Open
ET1_RXER	Input	1.8/3.3	VDD1833_ET1	_	3.3/1.8-V switching I/O (type 3)	Pull down
ET1_RXC_RXCLK	Input	1.8/3.3	VDD1833_ET1	_	3.3/1.8-V switching I/O (type 3)	Pull down
ET1_TXC_TXCLK	Input / Output	1.8/3.3	VDD1833_ET1	Hi-Z	3.3/1.8-V switching I/O (type 3)	Open
ET1_CRS	Input	1.8/3.3	VDD1833_ET1	_	3.3/1.8-V switching I/O (type 3)	Pull down
ET1_COL	Input	1.8/3.3	VDD1833_ET1	_	3.3/1.8-V switching I/O (type 3)	Pull down
ET1_TXD0	Output	1.8/3.3	VDD1833_ET1	Low	3.3/1.8-V switching I/O (type 3)	Open
ET1_TXD1	Output	1.8/3.3	VDD1833_ET1	Low	3.3/1.8-V switching I/O (type 3)	Open
ET1_TXD2	Output	1.8/3.3	VDD1833_ET1	Low	3.3/1.8-V switching I/O (type 3)	Open
ET1_TXD3	Output	1.8/3.3	VDD1833_ET1	Low	3.3/1.8-V switching I/O (type 3)	Open
ET1_RXD0	Input	1.8/3.3	VDD1833_ET1	_	3.3/1.8-V switching I/O (type 3)	Pull down
ET1_RXD1	Input	1.8/3.3	VDD1833_ET1	_	3.3/1.8-V switching I/O (type 3)	Pull down
ET1_RXD2	Input	1.8/3.3	VDD1833_ET1	_	3.3/1.8-V switching I/O (type 3)	Pull down
ET1_RXD3	Input	1.8/3.3	VDD1833_ET1	_	3.3/1.8-V switching I/O (type 3)	Pull down
ET1_PHYINTR	Input	1.8/3.3	VDD1833_ET1		3.3/1.8-V switching I/O (type 3)	Pull down
VDD1833_ET1	_	1.8/3.3	_	_	_	Open*6
VDD1833_PRE18_ET1	_	1.8	_	_	_	Open*6

Table 2.2-1 List of External Pins (6/14)

Pin Name	Input / Output	Voltage (V)	I/O Power Group	Initial Value*7	I/O Type	Pin State when not in Use
SI_DPCLK	Output	1.2*1	DSI_VDD12	Low	DSI PHY	Open
SI_DNCLK	Output	1.2*1	DSI_VDD12	Low	DSI PHY	Open
SI_DPDATA0	Output	1.2*1	DSI_VDD12	Low	DSI PHY	Open
SI_DNDATA0	Output	1.2*1	DSI_VDD12	Low	DSI PHY	Open
SI_DPDATA1	Output	1.2*1	DSI_VDD12	Low	DSI PHY	Open
SI_DNDATA1	Output	1.2*1	DSI_VDD12	Low	DSI PHY	Open
SI_DPDATA2	Output	1.2*1	DSI_VDD12	Low	DSI PHY	Open
SI_DNDATA2	Output	1.2*1	DSI_VDD12	Low	DSI PHY	Open
SI_DPDATA3	Output	1.2*1	DSI_VDD12	Low	DSI PHY	Open
OSI_DNDATA3	Output	1.2*1	DSI_VDD12	Low	DSI PHY	Open
DSI_VREG0P4V		_	_	_	_	Open
DSI_VDD0P8	_	0.8	_	_	_	Always in use
DSI_VDD18		1.8	_	_	_	Open
 DSI_VDD12	_	1.2	_	_	_	Open
SI0_CLKP	Input	1.8*1	CSI0_MSVDD18	_	CSI PHY	Open
SI0_CLKN	Input	1.8*1	CSI0_MSVDD18	_	CSI PHY	Open
SI0_DATA0P	Input	1.8*1	CSI0_MSVDD18	_	CSI PHY	Open
SI0_DATA0N	Input	1.8*1	CSI0_MSVDD18	_	CSI PHY	Open
SI0_DATA1P	Input	1.8*1	CSI0_MSVDD18	_	CSI PHY	Open
SI0_DATA1N	Input	1.8*1	CSI0_MSVDD18	_	CSI PHY	Open
SI0_DATA2P	Input	1.8*1	CSI0_MSVDD18	_	CSI PHY	Open
SI0_DATA2N	Input	1.8*1	CSI0_MSVDD18	_	CSI PHY	Open
SI0_DATA3P	Input	1.8*1	CSI0_MSVDD18	_	CSI PHY	Open
SI0_DATA3N	Input	1.8*1	CSI0_MSVDD18	_	CSI PHY	Open
SI0_MSVDD18		1.8	_		_	Open
SI0_MSVDD0P8	<u> </u>	0.8	<u> </u>			Always in use
SI1_CLKP	Input	1.8*1	CSI1_MSVDD18		CSI PHY	Open
SI1_CLKN	Input	1.8*1	CSI1_MSVDD18		CSI PHY	Open
SI1_DATA0P	Input	1.8*1	CSI1_MSVDD18	_	CSI PHY	Open
SI1_DATA0F	*	1.8*1			CSI PHY	Open
SI1_DATAON SI1_DATA1P	Input	1.8*1	CSI1_MSVDD18	_	CSI PHY	•
SI1_DATATE	Input	1.8*1	CSI1_MSVDD18	_	CSI PHY	Open
	Input		CSI1_MSVDD18	_		Open
SI1_DATA2P	Input	1.8*1	CSI1_MSVDD18	_	CSI PHY	Open
SI1_DATA2N	Input	1.8*1	CSI1_MSVDD18		CSI PHY	Open
CSI1_DATA3P	Input	1.8*1	CSI1_MSVDD18	_	CSI PHY	Open
CSI1_DATA3N	Input	1.8*1	CSI1_MSVDD18		CSI PHY	Open
SI1_MSVDD18		1.8	_		_	Open
SI1_MSVDD0P8		0.8			-	Always in use
SI2_CLKP	Input	1.8*1	CSI2_MSVDD18	_	CSI PHY	Open
SI2_CLKN	Input	1.8*1	CSI2_MSVDD18	_	CSI PHY	Open
SI2_DATA0P	Input	1.8*1	CSI2_MSVDD18	_	CSI PHY	Open
CSI2_DATA0N	Input	1.8*1	CSI2_MSVDD18	_	CSI PHY	Open
SI2_DATA1P	Input	1.8*1	CSI2_MSVDD18		CSI PHY	Open
SI2_DATA1N	Input	1.8*1	CSI2_MSVDD18		CSI PHY	Open
SI2_DATA2P	Input	1.8*1	CSI2_MSVDD18	_	CSI PHY	Open
SI2_DATA2N	Input	1.8*1	CSI2_MSVDD18	_	CSI PHY	Open
SI2_DATA3P	Input	1.8*1	CSI2_MSVDD18	_	CSI PHY	Open
SI2_DATA3N	Input	1.8*1	CSI2_MSVDD18	_	CSI PHY	Open
SI2_MSVDD18	_	1.8	_	_		Open
SI2_MSVDD0P8	_	8.0	_	_	_	Always in use
SI3_CLKP	Input	1.8*1	CSI3_MSVDD18	_	CSI PHY	Open
CSI3_CLKN	Input	1.8*1	CSI3_MSVDD18	_	CSI PHY	Open

Table 2.2-1 List of External Pins (7/14)

Pin Name	Input / Output	Voltage (V)	I/O Power Group	Initial Value*7	I/O Type	Pin State when not in Use
CSI3_DATA0P	Input	1.8*1	CSI3_MSVDD18	_	CSI PHY	Open
CSI3_DATA0N	Input	1.8*1	CSI3_MSVDD18		CSI PHY	Open
SI3_DATA1P	Input	1.8*1	CSI3_MSVDD18	_	CSI PHY	Open
SI3_DATA1N	Input	1.8*1	CSI3_MSVDD18		CSI PHY	Open
CSI3_DATA2P	Input	1.8*1	CSI3_MSVDD18	_	CSI PHY	Open
CSI3_DATA2N	Input	1.8*1	CSI3_MSVDD18	_	CSI PHY	Open
CSI3 DATA3P	Input	1.8*1	CSI3_MSVDD18	_	CSI PHY	Open
CSI3_DATA3N	Input	1.8*1	CSI3 MSVDD18	_	CSI PHY	Open
CSI3_MSVDD18	_	1.8	_	_	_	Open
CSI3_MSVDD0P8	_	0.8	_	_	_	Always in use
DDR0_DQA0	Input / Output	0.6/1.1	DDR0_VDDQLP	Low	DDR PHY	Open
DDR0_DQA1	Input / Output	0.6/1.1	DDR0_VDDQLP	Low	DDR PHY	Open
DDR0_DQA2	Input / Output	0.6/1.1	DDR0_VDDQLP	Low	DDR PHY	Open
DDR0_DQA3	Input / Output	0.6/1.1	DDR0 VDDQLP	Low	DDR PHY	Open
DDR0_DQA4	Input / Output	0.6/1.1	DDR0_VDDQLP	Low	DDR PHY	Open
DR0_DQA5	Input / Output	0.6/1.1	DDR0_VDDQLP	Low	DDR PHY	Open
DR0_DQA6	Input / Output	0.6/1.1	DDR0_VDDQLP	Low	DDR PHY	Open
DR0_DQA7	Input / Output	0.6/1.1	DDR0_VDDQLP	Low	DDR PHY	Open
DDR0_DMIA0	Input / Output	0.6/1.1	DDR0_VDDQLP	Low	DDR PHY	Open
DDR0_DWINTO	Input / Output	0.6/1.1	DDR0_VDDQLP	Low	DDR PHY	Open
DDR0_DQSAC0	Input / Output	0.6/1.1	DDR0_VDDQLP	Low	DDR PHY	Open
DDR0_DQA8	Input / Output	0.6/1.1	DDR0_VDDQLP	Low	DDR PHY	Open
DDR0_DQA9	Input / Output	0.6/1.1	DDR0_VDDQLP	Low	DDR PHY	Open
DDR0_DQA10	Input / Output	0.6/1.1	DDR0_VDDQLP	Low	DDR PHY	Open
DDR0_DQA11	Input / Output	0.6/1.1	DDR0_VDDQLP	Low	DDR PHY	Open
DDR0_DQA11	Input / Output	0.6/1.1	DDR0_VDDQLP	Low	DDR PHY	Open
_			_			•
DDR0_DQA13	Input / Output	0.6/1.1	DDR0_VDDQLP	Low	DDR PHY	Open
DDR0_DQA14 DDR0_DQA15	Input / Output	0.6/1.1	DDR0_VDDQLP	Low	DDR PHY	Open
_	Input / Output	0.6/1.1	DDR0_VDDQLP DDR0_VDDQLP	Low	DDR PHY	Open
DDR0_DMIA1 DDR0_DQSAT1	Input / Output			Low	DDR PHY	Open
_	Input / Output	0.6/1.1	DDR0_VDDQLP	Low	DDR PHY	Open
DDR0_DQSAC1	Input / Output	0.6/1.1	DDR0_VDDQLP	Low		Open
DR0_DQB0	Input / Output	0.6/1.1	DDR0_VDDQLP	Low	DDR PHY	Open
DDR0_DQB1	Input / Output	0.6/1.1	DDR0_VDDQLP	Low	DDR PHY	Open
DDR0_DQB2	Input / Output	0.6/1.1	DDR0_VDDQLP	Low	DDR PHY	Open
DDR0_DQB3	Input / Output	0.6/1.1	DDR0_VDDQLP	Low	DDR PHY	Open
DDR0_DQB4	Input / Output	0.6/1.1	DDR0_VDDQLP	Low	DDR PHY	Open
DDR0_DQB5	Input / Output	0.6/1.1	DDR0_VDDQLP	Low	DDR PHY	Open
DDR0_DQB6	Input / Output	0.6/1.1	DDR0_VDDQLP	Low	DDR PHY	Open
DDR0_DQB7	Input / Output	0.6/1.1	DDR0_VDDQLP	Low	DDR PHY	Open
DDR0_DMIB0	Input / Output	0.6/1.1	DDR0_VDDQLP	Low	DDR PHY	Open
DDR0_DQSBT0	Input / Output	0.6/1.1	DDR0_VDDQLP	Low	DDR PHY	Open
DDR0_DQSBC0	Input / Output	0.6/1.1	DDR0_VDDQLP	Low	DDR PHY	Open
DR0_DQB8	Input / Output	0.6/1.1	DDR0_VDDQLP	Low	DDR PHY	Open
DDR0_DQB9	Input / Output	0.6/1.1	DDR0_VDDQLP	Low	DDR PHY	Open
DR0_DQB10	Input / Output	0.6/1.1	DDR0_VDDQLP	Low	DDR PHY	Open
DR0_DQB11	Input / Output	0.6/1.1	DDR0_VDDQLP	Low	DDR PHY	Open
DR0_DQB12	Input / Output	0.6/1.1	DDR0_VDDQLP	Low	DDR PHY	Open
DR0_DQB13	Input / Output	0.6/1.1	DDR0_VDDQLP	Low	DDR PHY	Open
DR0_DQB14	Input / Output	0.6/1.1	DDR0_VDDQLP	Low	DDR PHY	Open
DR0_DQB15	Input / Output	0.6/1.1	DDR0_VDDQLP	Low	DDR PHY	Open
DDR0_DMIB1	Input / Output	0.6/1.1	DDR0_VDDQLP	Low	DDR PHY	Open

Table 2.2-1 List of External Pins (8/14)

Pin Name	Input / Output	Voltage (V)	I/O Power Group	Initial Value*7	I/O Type	Pin State when not in Use
DDR0_DQSBT1	Input / Output	0.6/1.1	DDR0_VDDQLP	Low	DDR PHY	Open
DDR0_DQSBC1	Input / Output	0.6/1.1	DDR0_VDDQLP	Low	DDR PHY	Open
DDR0_CKEA0	Input / Output	1.1	DDR0_VDDQ	Low	DDR PHY	Open
DDR0_CKEA1	Input / Output	1.1	DDR0_VDDQ	Low	DDR PHY	Open
DDR0_CAA0	Input / Output	0.6/1.1	DDR0_VDDQLP	Hi-Z	DDR PHY	Open
DDR0_CAA1	Input / Output	0.6/1.1	DDR0_VDDQLP	Hi-Z	DDR PHY	Open
DDR0_CKAT	Input / Output	0.6/1.1	DDR0_VDDQLP	Hi-Z	DDR PHY	Open
DDR0_CKAC	Input / Output	0.6/1.1	DDR0_VDDQLP	Hi-Z	DDR PHY	Open
DDR0_CSA0	Input / Output	0.6/1.1	DDR0_VDDQLP	Hi-Z	DDR PHY	Open
DDR0_CSA1	Input / Output	0.6/1.1	DDR0_VDDQLP	Hi-Z	DDR PHY	Open
DDR0_CAA2	Input / Output	0.6/1.1	DDR0_VDDQLP	Hi-Z	DDR PHY	Open
DDR0_CAA3	Input / Output	0.6/1.1	DDR0_VDDQLP	Hi-Z	DDR PHY	Open
DDR0_CAA4	Input / Output	0.6/1.1	DDR0_VDDQLP	Hi-Z	DDR PHY	Open
DDR0_CAA5	Input / Output	0.6/1.1	DDR0_VDDQLP	Hi-Z	DDR PHY	Open
DDR0_CKEB0	Input / Output	1.1	DDR0_VDDQ	Low	DDR PHY	Open
DDR0_CKEB1	Input / Output	1.1	DDR0_VDDQ	Low	DDR PHY	Open
DDR0_CAB0	Input / Output	0.6/1.1	DDR0_VDDQLP	Hi-Z	DDR PHY	Open
DDR0_CAB1	Input / Output	0.6/1.1	DDR0_VDDQLP	Hi-Z	DDR PHY	Open
DDR0_CKBT	Input / Output	0.6/1.1	DDR0_VDDQLP	Hi-Z	DDR PHY	Open
DDR0_CKBC	Input / Output	0.6/1.1	DDR0_VDDQLP	Hi-Z	DDR PHY	Open
DDR0_CSB0	Input / Output	0.6/1.1	DDR0_VDDQLP	Hi-Z	DDR PHY	Open
DDR0_CSB1	Input / Output	0.6/1.1	DDR0_VDDQLP	Hi-Z	DDR PHY	Open
DDR0_CAB2	Input / Output	0.6/1.1	DDR0_VDDQLP	Hi-Z	DDR PHY	Open
DDR0_CAB3	Input / Output	0.6/1.1	DDR0_VDDQLP	Hi-Z	DDR PHY	Open
DDR0_CAB4	Input / Output	0.6/1.1	DDR0_VDDQLP	Hi-Z	DDR PHY	Open
DDR0_CAB5	Input / Output	0.6/1.1	DDR0_VDDQLP	Hi-Z	DDR PHY	Open
DDR0_RESETN	Output	1.1	DDR0_VDDQ	Low	DDR PHY	Open
DDR0_DTEST	Input / Output	0.6/1.1	DDR0_VDDQLP	Hi-Z	DDR PHY	Open
DDR0_ATEST	Input / Output	0.6/1.1	DDR0_VDDQLP	Hi-Z	DDR PHY	Open
DDR0 ZN		_	_	_	DDR PHY	Open
DDR0_VDDQ	_	1.1	_	_	_	Vss
DDR0 VDDQLP*6	_	0.6/1.1	_	_	_	V _{SS}
DDR0_VAA	_	1.8	_	_	_	Vss
DDR1_DQA0	Input / Output	0.6/1.1	DDR1_VDDQLP	Low	DDR PHY	Open
DDR1_DQA1	Input / Output	0.6/1.1	DDR1_VDDQLP	Low	DDR PHY	Open
DDR1 DQA2	Input / Output	0.6/1.1	DDR1_VDDQLP	Low	DDR PHY	Open
DDR1_DQA3	Input / Output	0.6/1.1	DDR1_VDDQLP	Low	DDR PHY	Open
DDR1_DQA4	Input / Output	0.6/1.1	DDR1_VDDQLP	Low	DDR PHY	Open
DDR1_DQA5	Input / Output	0.6/1.1	DDR1_VDDQLP	Low	DDR PHY	Open
DDR1_DQA6	Input / Output	0.6/1.1	DDR1_VDDQLP	Low	DDR PHY	Open
DDR1_DQA7	Input / Output	0.6/1.1	DDR1_VDDQLP	Low	DDR PHY	Open
DDR1_DQA7 DDR1_DMIA0	Input / Output	0.6/1.1	DDR1_VDDQLP	Low	DDR PHY	Open
DDR1_DQSAT0	Input / Output	0.6/1.1	DDR1_VDDQLP	Low	DDR PHY	Open
DDR1_DQSAC0	Input / Output	0.6/1.1	DDR1_VDDQLP	Low	DDR PHY	Open
DDR1_DQ3AC0 DDR1_DQA8	Input / Output	0.6/1.1	DDR1_VDDQLP	Low	DDR PHY	Open
DDR1_DQA8 DDR1_DQA9	Input / Output	0.6/1.1	DDR1_VDDQLP	Low	DDR PHY	Open
DDR1_DQA9 DDR1_DQA10	Input / Output				DDR PHY	•
		0.6/1.1	DDR1_VDDQLP	Low		Open
DDR1_DQA11	Input / Output	0.6/1.1	DDR1_VDDQLP	Low	DDR PHY	Open
DDR1_DQA12	Input / Output	0.6/1.1	DDR1_VDDQLP	Low	DDR PHY	Open
DDR1_DQA13 DDR1_DQA14	Input / Output	0.6/1.1	DDR1_VDDQLP	Low	DDR PHY	Open
DURT DUATA	Input / Output	0.6/1.1	DDR1_VDDQLP	Low	DDR PHY	Open

Table 2.2-1 List of External Pins (9/14)

Table 2.2-1	List of External Pins (9/14)					
Pin Name	Input / Output	Voltage (V)	I/O Power Group	Initial Value*7	I/O Type	Pin State when not in Use
DDR1_DMIA1	Input / Output	0.6/1.1	DDR1_VDDQLP	Low	DDR PHY	Open
DDR1_DQSAT1	Input / Output	0.6/1.1	DDR1_VDDQLP	Low	DDR PHY	Open
DDR1_DQSAC1	Input / Output	0.6/1.1	DDR1_VDDQLP	Low	DDR PHY	Open
DDR1_DQB0	Input / Output	0.6/1.1	DDR1_VDDQLP	Low	DDR PHY	Open
DDR1_DQB1	Input / Output	0.6/1.1	DDR1_VDDQLP	Low	DDR PHY	Open
DDR1_DQB2	Input / Output	0.6/1.1	DDR1_VDDQLP	Low	DDR PHY	Open
DDR1_DQB3	Input / Output	0.6/1.1	DDR1_VDDQLP	Low	DDR PHY	Open
DDR1_DQB4	Input / Output	0.6/1.1	DDR1_VDDQLP	Low	DDR PHY	Open
DDR1_DQB5	Input / Output	0.6/1.1	DDR1_VDDQLP	Low	DDR PHY	Open
DDR1_DQB6	Input / Output	0.6/1.1	DDR1_VDDQLP	Low	DDR PHY	Open
DDR1_DQB7	Input / Output	0.6/1.1	DDR1_VDDQLP	Low	DDR PHY	Open
DDR1_DMIB0	Input / Output	0.6/1.1	DDR1_VDDQLP	Low	DDR PHY	Open
DDR1_DQSBT0	Input / Output	0.6/1.1	DDR1_VDDQLP	Low	DDR PHY	Open
DDR1 DQSBC0	Input / Output	0.6/1.1	DDR1_VDDQLP	Low	DDR PHY	Open
DDR1_DQB8	Input / Output	0.6/1.1	DDR1 VDDQLP	Low	DDR PHY	Open
DDR1_DQB9	Input / Output	0.6/1.1	DDR1_VDDQLP	Low	DDR PHY	Open
DDR1_DQB10	Input / Output	0.6/1.1	DDR1 VDDQLP	Low	DDR PHY	Open
DDR1_DQB11	Input / Output	0.6/1.1	DDR1_VDDQLP	Low	DDR PHY	Open
DDR1_DQB12	Input / Output	0.6/1.1	DDR1_VDDQLP	Low	DDR PHY	Open
DDR1_DQB13	Input / Output	0.6/1.1	DDR1_VDDQLP	Low	DDR PHY	Open
DDR1_DQB14	Input / Output	0.6/1.1	DDR1 VDDQLP	Low	DDR PHY	Open
DDR1_DQB15	Input / Output	0.6/1.1	DDR1_VDDQLP	Low	DDR PHY	Open
DDR1_DMIB1	Input / Output	0.6/1.1	DDR1_VDDQLP	Low	DDR PHY	Open
DDR1_DQSBT1	Input / Output	0.6/1.1	DDR1_VDDQLP		DDR PHY	•
DDR1_DQSBC1	· · · · · · · · · · · · · · · · · · ·	0.6/1.1	_	Low	DDR PHY	Open
	Input / Output	1.1	DDR1_VDDQLP	Low	DDR PHY	Open Open
DDR1_CKEA0 DDR1_CKEA1	Input / Output Input / Output	1.1	DDR1_VDDQ DDR1_VDDQ		DDR PHY	•
DDR1_CAA0	Input / Output	0.6/1.1	DDR1_VDDQLP	Low Hi-Z	DDR PHY	Open Open
DDR1_CAA0	Input / Output	0.6/1.1	DDR1_VDDQLP	Hi-Z	DDR PHY	•
DDR1_CKAT		0.6/1.1	DDR1_VDDQLP	Hi-Z	DDR PHY	Open
DDR1_CKAC	Input / Output	0.6/1.1			DDR PHY	Open
	Input / Output		DDR1_VDDQLP	Hi-Z	DDR PHY	Open
DDR1_CSA0	Input / Output	0.6/1.1	DDR1_VDDQLP	Hi-Z		Open
DDR1_CSA1	Input / Output	0.6/1.1	DDR1_VDDQLP DDR1_VDDQLP	Hi-Z	DDR PHY	Open
DDR1_CAA2	Input / Output		DDR1_VDDQLP	Hi-Z	DDR PHY	Open
DDR1_CAA3	Input / Output	0.6/1.1		Hi-Z	DDR PHY	Open
DDR1_CAA5	Input / Output	0.6/1.1	DDR1_VDDQLP	Hi-Z	DDR PHY	Open
DDR1_CKERO	Input / Output	0.6/1.1	DDR1_VDDQLP	Hi-Z	DDR PHY	Open
DDR1_CKEB0	Input / Output	1.1	DDR1_VDDQ	Low	DDR PHY	Open
DDR1_CKEB1	Input / Output	1.1	DDR1_VDDQ	Low	DDR PHY	Open
DDR1_CAB0	Input / Output	0.6/1.1	DDR1_VDDQLP	Hi-Z	DDR PHY	Open
DDR1_CKBT	Input / Output	0.6/1.1	DDR1_VDDQLP	Hi-Z	DDR PHY	Open
DDR1_CKBT	Input / Output	0.6/1.1	DDR1_VDDQLP	Hi-Z	DDR PHY	Open
DDR1_CKBC	Input / Output	0.6/1.1	DDR1_VDDQLP	Hi-Z	DDR PHY	Open
DDR1_CSB0	Input / Output	0.6/1.1	DDR1_VDDQLP	Hi-Z	DDR PHY	Open
DDR1_CSB1	Input / Output	0.6/1.1	DDR1_VDDQLP	Hi-Z	DDR PHY	Open
DDR1_CAB2	Input / Output	0.6/1.1	DDR1_VDDQLP	Hi-Z	DDR PHY	Open
DDR1_CAB3	Input / Output	0.6/1.1	DDR1_VDDQLP	Hi-Z	DDR PHY	Open
DDR1_CAB4	Input / Output	0.6/1.1	DDR1_VDDQLP	Hi-Z	DDR PHY	Open
DDR1_CAB5	Input / Output	0.6/1.1	DDR1_VDDQLP	Hi-Z	DDR PHY	Open
DDR1_RESETN	Output	1.1	DDR1_VDDQ	Low	DDR PHY	Open
DDR1_DTEST	Input / Output	0.6/1.1	DDR1_VDDQLP	Hi-Z	DDR PHY	Open
DDR1_ATEST	Input / Output	0.6/1.1	DDR1_VDDQLP	Hi-Z		Open

Table 2.2-1 List of External Pins (10/14)

Pin Name	Input / Output	Voltage (V)	I/O Power Group	Initial Value*7	I/O Type	Pin State when not in Use
DR1_ZN	_	_	_	_	DDR PHY	Open
DDR1_VDDQ		1.1		_	_	Vss
DDR1_VDDQLP*8		0.6/1.1	_	_	_	V _{SS}
DDR1_VAA		1.8		_	_	Vss
200	Input / Output	1.8/3.3	VDD1833_AWO	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
P01	Input / Output	1.8/3.3	VDD1833_AWO	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
202	Input / Output	1.8/3.3	VDD1833_AWO	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
203	Input / Output	1.8/3.3	VDD1833_AWO	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
P04	Input / Output	1.8/3.3	VDD1833_AWO	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
205	Input / Output	1.8/3.3	VDD1833_AWO	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
206	Input / Output	1.8/3.3	VDD1833_AWO	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
P07	Input / Output	1.8/3.3	VDD1833_AWO	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
P10	Input / Output	1.8/3.3	VDD1833_AWO	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
P11	Input / Output	1.8/3.3	VDD1833_AWO	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
P12	Input / Output	1.8/3.3	VDD1833_AWO	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
P13	Input / Output	1.8/3.3	VDD1833_AWO	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
P14	Input / Output	1.8/3.3	VDD1833_AWO	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
P15	Input / Output	1.8/3.3	VDD1833_AWO	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
220	Input / Output	1.2/1.8	VDD1218_I3C	Hi-Z	1.8/1.2-V switching I/O	Open
P21	Input / Output	1.2/1.8	VDD1218_I3C	Hi-Z	1.8/1.2-V switching I/O	Open
230	Input / Output	1.8/3.3	VDD1833_OTHER S_A	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
231	Input / Output	1.8/3.3	VDD1833_OTHER S_A	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
232	Input / Output	1.8/3.3	VDD1833_OTHER S_A	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
233	Input / Output	1.8/3.3	VDD1833_OTHER S_A	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
P34	Input / Output	1.8/3.3	VDD1833_OTHER S_A	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open

Table 2.2-1 List of External Pins (11/14)

Pin Name	Input / Output	Voltage (V)	I/O Power Group	Initial Value*7	I/O Type	Pin State when not in Use
235	Input / Output	(V) 1.8/3.3	VDD1833_OTHER		3.3/1.8-V	Open
	mput/ Output	1.0,0.0	S_A		switching I/O (type 2)	Spoil
P36	Input / Output	1.8/3.3	VDD1833_OTHER S_A	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
P37	Input / Output	1.8/3.3	VDD1833_OTHER S_A	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
P40	Input / Output	1.8/3.3	VDD1833_OTHER S_A	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
P41	Input / Output	1.8/3.3	VDD1833_OTHER S_A	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
P42	Input / Output	1.8/3.3	VDD1833_OTHER S_A	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
P43	Input / Output	1.8/3.3	VDD1833_OTHER S_A	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
P44	Input / Output	1.8/3.3	VDD1833_OTHER S_A	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
P45	Input / Output	1.8/3.3	VDD1833_OTHER S_A	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
P46	Input / Output	1.8/3.3	VDD1833_OTHER S_A	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
P47	Input / Output	1.8/3.3	VDD1833_OTHER S_A	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
P50	Input / Output	1.8/3.3	VDD1833_OTHER S_B	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
P51	Input / Output	1.8/3.3	VDD1833_OTHER S_B	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
P52	Input / Output	1.8/3.3	VDD1833_OTHER S_B	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
P53	Input / Output	1.8/3.3	VDD1833_OTHER S_B	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
P54	Input / Output	1.8/3.3	VDD1833_OTHER S_B	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
P55	Input / Output	1.8/3.3	VDD1833_OTHER S_B	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
P56	Input / Output	1.8/3.3	VDD1833_OTHER S_B	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
P57	Input / Output	1.8/3.3	VDD1833_OTHER S_B	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
P60	Input / Output	1.8/3.3	VDD1833_OTHER S_B	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
P61	Input / Output	1.8/3.3	VDD1833_OTHER S_B	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
P62	Input / Output	1.8/3.3	VDD1833_OTHER S_B	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
P63	Input / Output	1.8/3.3	VDD1833_OTHER S_B	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open

Table 2.2-1 List of External Pins (12/14)

	LIST OF EXTERNAL PINS (12/14)	Voltage				
Pin Name	Input / Output	(V)	I/O Power Group	Initial Value*7	I/O Type	Pin State when not in Use
P64	Input / Output	1.8/3.3	VDD1833_OTHER S_B	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
P65	Input / Output	1.8/3.3	VDD1833_OTHER S_B	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
P66	Input / Output	1.8/3.3	VDD1833_OTHER S_B	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
P67	Input / Output	1.8/3.3	VDD1833_OTHER S_B	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
P70	Input / Output	1.8/3.3	VDD1833_OTHER S_C	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
71	Input / Output	1.8/3.3	VDD1833_OTHER S_C	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
272	Input / Output	1.8/3.3	VDD1833_OTHER S_C	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
P73	Input / Output	1.8/3.3	VDD1833_OTHER S_C	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
P74	Input / Output	1.8/3.3	VDD1833_OTHER S_C	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
775	Input / Output	1.8/3.3	VDD1833_OTHER S_C	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
P76	Input / Output	1.8/3.3	VDD1833_OTHER S_C	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
P77	Input / Output	1.8/3.3	VDD1833_OTHER S_C	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
P80	Input / Output	1.8/3.3	VDD1833_OTHER S_C	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
281	Input / Output	1.8/3.3	VDD1833_OTHER S_C	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
982	Input / Output	1.8/3.3	VDD1833_OTHER S_C	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
283	Input / Output	1.8/3.3	VDD1833_OTHER S_C	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
' 84	Input / Output	1.8/3.3	VDD1833_OTHER S_C	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
285	Input / Output	1.8/3.3	VDD1833_OTHER S_C	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
286	Input / Output	1.8/3.3	VDD1833_OTHER S_C	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
287	Input / Output	1.8/3.3	VDD1833_OTHER S_C	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
90	Input / Output	1.8/3.3	VDD1833_OTHER S_D	Hi-Z	3.3/1.8-V switching I/O (type 3)	Open
91	Input / Output	1.8/3.3	VDD1833_OTHER S_D	Hi-Z	3.3/1.8-V switching I/O (type 3)	Open
992	Input / Output	1.8/3.3	VDD1833_OTHER S_D	Hi-Z	3.3/1.8-V switching I/O (type 3)	Open

Table 2.2-1 List of External Pins (13/14)

Input / Output Input / Output Input / Output Input / Output Input / Output	1.8/3.3 1.8/3.3 1.8/3.3 1.8/3.3	VDD1833_OTHER S_D VDD1833_OTHER S_D VDD1833_OTHER S_D VDD1833_OTHER S_D	Hi-Z Hi-Z	3.3/1.8-V switching I/O (type 2) 3.3/1.8-V switching I/O (type 2) 3.3/1.8-V switching I/O (type 2)	Open Open Open
Input / Output Input / Output Input / Output	1.8/3.3	S_D VDD1833_OTHER S_D VDD1833_OTHER	Hi-Z	switching I/O (type 2) 3.3/1.8-V switching I/O (type 2)	·
Input / Output Input / Output	1.8/3.3	S_D VDD1833_OTHER		switching I/O (type 2)	Open
Input / Output			Hi-Z	2 2/4 0 \/	
	1.8/3.3			3.3/1.8-V switching I/O (type 2)	Open
Input / Output		VDD1833_OTHER S_D	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
	1.8/3.3	VDD1833_OTHER S_D	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
Input / Output	1.8/3.3	VDD1833_OTHER S_D	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
Input / Output	1.8/3.3	VDD1833_OTHER S_D	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
Input / Output	1.8/3.3	VDD1833_OTHER S_D	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
Input / Output	1.8/3.3	VDD1833_OTHER S_D	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
Input / Output	1.8/3.3	VDD1833_OTHER S_D	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
Input / Output	1.8/3.3	VDD1833_OTHER S_D	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
Input / Output	1.8/3.3	VDD1833_OTHER S_D	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
Input / Output	1.8/3.3	VDD1833_SD2	Hi-Z	3.3/1.8-V switching I/O (type 3)	Open
Input / Output	1.8/3.3	VDD1833_SD2	Hi-Z	3.3/1.8-V switching I/O (type 3)	Open
Input / Output	1.8/3.3	VDD1833_SD2	Hi-Z	3.3/1.8-V switching I/O (type 3)	Open
Input / Output	1.8/3.3	VDD1833_SD2	Hi-Z	3.3/1.8-V switching I/O (type 3)	Open
Input / Output	1.8/3.3	VDD1833_SD2	Hi-Z	3.3/1.8-V switching I/O (type 3)	Open
Input / Output	1.8/3.3	VDD1833_SD2	Hi-Z	3.3/1.8-V switching I/O (type 3)	Open
_	1.8	_	_	_	Always in use
_	0.8	_	_	_	Always in use
	1.8	_	_	_	Always in use
_	0.8	_	_	_	Always in use
	1.8	_			Always in use
	1.8	_	_	_	Always in use
	_	_	_	_	Always in use
_	1.8	_	_	_	Always in use
	Input / Output Input / Output	Input / Output 1.8/3.3 Input / Output 1.8/3.3	Input / Output	Input / Output	Input / Output

Table 2.2-1 List of External Pins (14/14)

Pin Name	Input / Output	Voltage (V)	I/O Power Group	Initial Value*7	I/O Type	Pin State when not in Use
PLVDD_PLLCA55	—	1.8			ло туре —	Always in use
PLVSS_PLLCA55		_			_	Always in use
PLVDD_PLLVDO_DSI		1.8			_	Always in use
PLVSS_PLLVDO_DSI		_		_	_	Always in use
PLVDD_PLLDDR0		1.8		_	_	Always in use
PLVSS_PLLDDR0				_	_	Always in use
PLVDD_PLLDDR1		1.8			_	Always in use
PLVSS_PLLDDR1	_	_	_	_	_	Always in use
PLVDD_PLLETH_GPU	_	1.8	_	_	_	Always in use
PLVSS_PLLETH_GPU	_	_	_	_	_	Always in use
PLDVDD08_PLLCM33	_	0.8	_	_	_	Always in use
PLDVDD08_PLLCLN_DTY_DRP	_	0.8	_	_	_	Always in use
PLDVDD09_PLLCA55	_	0.8/0.9*5	_	_	_	Always in use
PLDVDD08_PLLVDO_DSI	_	0.8	_	_	_	Always in use
PLDVDD08_PLLDDR0	_	0.8	_	_	_	Always in use
PLDVDD08_PLLDDR1	_	0.8	_	_	_	Always in use
PLDVDD08_PLLETH_GPU	_	0.8	_	_	_	Always in use
VDD09_CA55	_	0.8/0.9*5	_	_	_	Always in use
VDD08_AWO	_	0.8	_	_	_	Always in use
VDD08_DDR	_	0.8	_	_	_	Always in use
VDD18_AWO	_	1.8	_	_	_	Always in use
VDD1833_AWO	_	1.8/3.3	_	_	_	Open*6
VDD1833_PRE18_AWO	_	1.8	_	_	_	Open*6
VDD33_OTHERS	_	3.3	_	_	_	Open*6
VDD33_PRE18_OTHERS	_	1.8	_	_	_	Open*6
VDD08_OTHERS	_	0.8	_	_	_	Always in use
VDD1833_OTHERS_A	_	1.8/3.3	_	_	_	Open*6
VDD1833_PRE18_OTHERS_A	_	1.8	_	_	_	Open*6
VDD1833_OTHERS_B	_	1.8/3.3	_	_	_	Open*6
VDD1833_PRE18_OTHERS_B	_	1.8	_	_	_	Open*6
VDD1833_OTHERS_C	_	1.8/3.3	_	_	_	Open*6
/DD1833_PRE18_OTHERS_C	_	1.8	_	_	_	Open*6
VDD1833_OTHERS_D	_	1.8/3.3	_	_	_	Open*6
VDD1833_PRE18_OTHERS_D	_	1.8	_	_	_	Open*6
VDD1218_I3C	_	1.2/1.8	_	_	_	Open*6
VDD18_PWC	_	1.8	_	_	_	Always in use
Vss	_	_	_	_	_	Always in use

- Note 1. This voltage is the IO buffer voltage. The amplitude is different between LP (low power) mode and HS (high speed) mode. For details, refer to the MIPI Alliance Specification for D-PHY Version 1.2.
- Note 2. Pull-up or pull-down resistors are integrated in the IO buffers. For the resistance values, refer to the DC characteristics in **Section 3, Electrical Characteristics**.
- Note 3. This pin is compliant with the JTAG specification.
- Note 4. See Figure 2.3-1 for how to connect the USBVBUS.
- Note 5. VDD09_CA55 and PLDVDD09_PLLCA55 should be at the same voltage.
- Note 6. When these power supplies are open, the corresponding signal pins should be open. When supplying power, follow the instructions in the table.
- Note 7. The initial value indicates the status during a reset (QRESN = 0) and immediately after release from the reset state (QRESN = 1).
- Note 8. When using these pins at 1.1 V, DDRx_VDDQLP should be connected to DDRx_VDDQ. (x = 0, 1)
- Note 9. All unconnected lanes must be terminated during compliance test.
- Note 10. Connect an external resistor (6.2 k Ω). For details, refer to the RZ/V2H Group PCB Design Guidelines.

Note 11. A load switch or similar component should be added so that voltage is applied to the USB20_VUBUSIN pin after power is supplied for USB20.

2.2.2 List of Multiplexed Functional Pins

For details on pin functions, reter to the RZ/V2H Group User's Manual: Hardware.

Table 2.2-2 List of Multiplexed Functional Pins (1/8)

		Func0	Func1	Func2	Func3	Func4	Func5	Func6	Func7
Pin Name	GPIO	Func8	Func9	Func10	Func11	Func12	Func13	Func14	Func15
P00	GPIO/TINT_	_	PDMDAT00	_	_	_	_	_	_
	GP00	_	GTETRGA	GTETRGE	_	_	IRQ0	_	_
P01	GPIO/TINT_	_	PDMCLK00	_	_	_	_	_	_
	GP01	_	GTETRGB	GTETRGF	_	_	IRQ1	_	_
P02	GPIO/TINT_	_	PDMDAT01	_	_	_	_	_	_
	GP02	_	GTETRGC	GTETRGG	_	_	IRQ2	DACK0	DREQ0
P03	GPIO/TINT_	_	PDMCLK01	_	_	_	_	_	_
	GP03	_	GTETRGD	GTETRGH	_	_	IRQ3	TEND0	DREQ0
P04	GPIO/TINT_ GP04	_	PDMDAT02	SSLA0	SSLB2	ADTRG	_	_	SSI3_SDAT A
		SPDIF1_OU T	TOC20	TIC20	GTETRGE		IRQ8	_	XSPI0_WP0 N
P05	GPIO/TINT_	_	PDMCLK02	SSLA1	SSLC2	ADTRG	TOC31	TIC31	SSI4_SCK
	GP05	SPDIF1_IN	TOC21	TIC21	GTETRGF	_	IRQ9	DACK0	XSPI0_ECS1
P06	GPIO/TINT_	_	SDA8	_	_	_	_	_	_
	GP06	_	_	_	_	_	IRQ12	_	_
P07	GPIO/TINT_	_	SCL8	_	_	_	_	_	_
	GP07	_	_	_	_	_	IRQ13	_	_
P10	GPIO/TINT_ GP10	_	PDMDAT10	_	_	_	_	_	AUDIO_CLK B
		_	TOC00	TIC00	GTETRGA	_	IRQ4	DACK0	XSPI0_CS1 N
P11	GPIO/TINT_ GP11	_	PDMCLK10	_	_	_	_	_	AUDIO_CLK C
		_	TOC01	TIC01	GTETRGB	_	IRQ5	_	XSPI0_RES ET1N
P12	GPIO/TINT_	_	PDMDAT11	_	_	_	_	_	SSI3_SCK
	GP12	SPDIF0_OU T	TOC10	TIC10	GTETRGC	_	IRQ6	_	XSPI0_RST O1N
P13	GPIO/TINT_	_	PDMCLK11	_	_	_	_	_	SSI3_WS
	GP13	SPDIF0_IN	TOC11	TIC11	GTETRGD	_	IRQ7	TEND0	XSPI0_INT1 N
P14	GPIO/TINT_	_	PDMDAT12	SSLA2	SSLB3	ADTRG	TOC20	TIC20	SSI4_WS
	GP14	SPDIF2_OU T	TOC30	TIC30	GTETRGG	_	IRQ10	TEND0	XSPI0_WP1

Table 2.2-2 List of Multiplexed Functional Pins (2/8)

		Func0	Func1	Func2	Func3	Func4	Func5	Func6	Func7
Pin Name	GPIO	Func8	Func9	Func10	Func11	Func12	Func13	Func14	Func15
P15	GPIO/TINT_ GP15	_	PDMCLK12	SSLA3	SSLC3	ADTRG	_	_	SSI4_SDAT A
		SPDIF2_IN	TOC31	TIC31	GTETRGH	_	IRQ11	TEND0	DREQ0
P20	GPIO/TINT_	_	SDA30	_	_	SDA2	_	_	_
	GP20	_	GTETRGC	GTETRGG	_	_	IRQ14	DACK3	DREQ1
P21	GPIO/TINT_	_	SCL30	_	_	SCL2	_	_	_
	GP21	_	GTETRGD	GTETRGH	_	_	IRQ15	TEND3	DREQ2
P30	GPIO/TINT_	_	SDA0	_	_	_	_	_	_
	GP30	_	GTIOC4A	GTIOC4AN	GTIOC12A	GTIOC12AN	IRQ0	DACK1	_
P31	GPIO/TINT_	_	SCL0	_	_	_	_	_	_
	GP31	_	GTIOC4B	GTIOC4BN	GTIOC12B	GTIOC12BN	IRQ1	TEND1	_
P32	GPIO/TINT_	_	SDA1	_	_	_	_	_	_
	GP32	_	GTIOC5A	GTIOC5AN	GTIOC13A	GTIOC13AN	IRQ2	DACK2	_
P33	GPIO/TINT_	_	SCL1	_	_	_	_	_	_
	GP33	_	GTIOC5B	GTIOC5BN	GTIOC13B	GTIOC13BN	IRQ3	TEND2	_
P34	GPIO/TINT_ GP34	_	SDA2	TXD3_MOSI 3_SDA3	_	_	SSLA0	SSLB0	_
		_	GTIOC6A	GTIOC6AN	GTIOC14A	GTIOC14AN	IRQ4	DACK3	_
P35	GPIO/TINT_ GP35	_	SCL2	RXD3_MISO 3_SCL3	_	_	SSLA1	SSLC0	_
		_	GTIOC6B	GTIOC6BN	GTIOC14B	GTIOC14BN	IRQ5	TEND3	_
P36	GPIO/TINT_	_	SDA3	SCK3	DE3	CTS3N	SSLA2	SSLB1	_
	GP36	_	GTIOC7A	GTIOC7AN	GTIOC15A	GTIOC15AN	IRQ6	DACK4	_
P37	GPIO/TINT_ GP37	_	SCL3	SS3_CTS3N _RTS3N	DE3	_	SSLA3	SSLC1	_
		_	GTIOC7B	GTIOC7BN	GTIOC15B	GTIOC15BN	IRQ7	TEND4	_
P40	GPIO/TINT_ GP40	_	SDA4	TXD4_MOSI 4_SDA4	_	_	CTXDP4	_	SSI0_SCK
		_	GTIOC0A	GTIOC0AN	_	_	IRQ8	DACK1	DREQ3
P41	GPIO/TINT_ GP41	_	SCL4	RXD4_MISO 4_SCL4	_	_	CRXDP4	_	SSI0_WS
		_	GTIOC0B	GTIOC0BN	_	_	IRQ9	TEND1	DREQ4

Table 2.2-2 List of Multiplexed Functional Pins (3/8)

		Func0	Func1	Func2	Func3	Func4	Func5	Func6	Func7
Pin Name	GPIO	Func8	Func9	Func10	Func11	Func12	Func13	Func14	Func15
P42	GPIO/TINT_ GP42	_	SDA5	SCK4	DE4	CTS4N	CTX4	_	SSI0_SDAT A
		_	GTIOC1A	GTIOC1AN	_	_	IRQ10	USB21_VBU SEN	USB31_VBU SEN
P43	GPIO/TINT_ GP43	_	SCL5	SS4_CTS4N _RTS4N	DE4	_	CRX4	_	SSI9_SDAT A
		_	GTIOC1B	GTIOC1BN	_	_	IRQ11	USB21_OVR CURN	USB31_OVR CURN
P44	GPIO/TINT_ GP44	_	SDA6	TXD5_MOSI 5_SDA5	_	_	CTXDP5	_	SSI1_SCK
		_	GTIOC2A	GTIOC2AN	_	_	IRQ12	DACK4	DREQ1
P45	GPIO/TINT_ GP45	_	SCL6	RXD5_MISO 5_SCL5	_	_	CRXDP5	_	SSI1_WS
		_	GTIOC2B	GTIOC2BN	_	_	IRQ13	TEND4	DREQ2
P46	GPIO/TINT_ GP46	_	SDA7	SCK5	DE5	CTS5N	CTX5	_	SSI1_SDAT A
		_	GTIOC3A	GTIOC3AN	_	_	IRQ14	DACK2	DREQ3
P47	GPIO/TINT_ GP47	_	SCL7	SS5_CTS5N _RTS5N	DE5	_	CRX5	_	SSI2_SDAT A
		_	GTIOC3B	GTIOC3BN	_	_	IRQ15	TEND2	DREQ4
P50	GPIO/TINT_ GP50	_	TXD0_MOSI 0_SDA0	_	_	_	_	_	_
		_	_	_	GTIOC8A	GTIOC8AN	IRQ0	_	_
P51	GPIO/TINT_ GP51	_	RXD0_MISO 0_SCL0	_	_	_	_	_	_
		_	_	_	GTIOC8B	GTIOC8BN	IRQ1	_	_
P52	GPIO/TINT_ GP52	_	TXD1_MOSI 1_SDA1	SCK0	DE0	CTS0N	_	_	_
		_	_	_	GTIOC10A	GTIOC10AN	IRQ4	_	_
P53	GPIO/TINT_ GP53	_	RXD1_MISO 1_SCL1	SS0_CTS0N _RTS0N	DE0	_	_	_	_
		_	_		GTIOC10B	GTIOC10BN	IRQ5		
P54	GPIO/TINT_ GP54	_	TXD2_MOSI 2_SDA2	_	_	_	_	_	_
		_	_	_	GTIOC12A	GTIOC12AN	IRQ8	_	_

Table 2.2-2 List of Multiplexed Functional Pins (4/8)

		Func0	Func1	Func2	Func3	Func4	Func5	Func6	Func7
Pin Name	GPIO	Func8	Func9	Func10	Func11	Func12	Func13	Func14	Func15
P55	GPIO/TINT_ GP55	_	RXD2_MISO 2_SCL2	_	_	_	_	_	_
		_	_	_	GTIOC12B	GTIOC12BN	IRQ9	_	_
P56	GPIO/TINT_ GP56	_	TXD3_MOSI 3_SDA3	SCK2	DE2	CTS2N	_	_	_
		_	GTETRGA	GTETRGE	GTIOC14A	GTIOC14AN	IRQ12	_	_
P57	GPIO/TINT_ GP57	_	RXD3_MISO 3_SCL3	SS2_CTS2N _RTS2N	DE2	_	_		_
		_	GTETRGB	GTETRGF	GTIOC14B	GTIOC14BN	IRQ13	_	_
P60	GPIO/TINT_ GP60	_	SCK0	DE0	CTS0N	SDA4	_	TXD2_MOSI 2_SDA2	AUDIO_CLK B
		SPDIF0_OU T	GTETRGA	GTETRGE	GTIOC9A	GTIOC9AN	IRQ2	USB30_VBU SEN	USB20_VBU SEN
P61	GPIO/TINT_ GP61	_	SS0_CTS0N _RTS0N	DE0	_	SCL4	_	RXD2_MISO 2_SCL2	AUDIO_CLK OUT
		SPDIF0_IN	GTETRGB	GTETRGF	GTIOC9B	GTIOC9BN	IRQ3	USB30_OVR CURN	USB20_OVR CURN
P62	GPIO/TINT_ GP62	_	SCK1	DE1	CTS1N	SDA5	_	TXD3_MOSI 3_SDA3	AUDIO_CLK C
		SPDIF1_OU T	GTETRGG	GTETRGC	GTIOC11A	GTIOC11AN	IRQ6	USB31_VBU SEN	USB21_VBU SEN
P63	GPIO/TINT_ GP63	_	SS1_CTS1N _RTS1N	DE1	_	SCL5	_	RXD3_MISO 3_SCL3	AUDIO_CLK OUT
		SPDIF1_IN	GTETRGH	GTETRGD	GTIOC11B	GTIOC11BN	IRQ7	USB31_OVR CURN	USB21_OVR CURN
P64	GPIO/TINT_ GP64	_	SCK2	DE2	CTS2N	SDA6	_	TXD6_MOSI 6_SDA6	AUDIO_CLK B
		SPDIF2_OU T	GTETRGE	GTETRGA	GTIOC13A	GTIOC13AN	IRQ10	USB20_VBU SEN	USB30_VBU SEN
P65	GPIO/TINT_ GP65	_	SS2_CTS2N _RTS2N	DE2	_	SCL6	_	RXD6_MISO 6_SCL6	AUDIO_CLK C
		SPDIF2_IN	GTETRGF	GTETRGB	GTIOC13B	GTIOC13BN	IRQ11	USB20_OVR CURN	USB30_OVR CURN
P66	GPIO/TINT_ GP66	_	SCK3	DE3	CTS3N	SDA7	_	TXD7_MOSI 7_SDA7	SSI6_SCK
		_	GTETRGC	GTETRGG	GTIOC15A	GTIOC15AN	IRQ14	USB21_VBU SEN	USB31_VBU SEN

Table 2.2-2 List of Multiplexed Functional Pins (5/8)

		Func0	Func1	Func2	Func3	Func4	Func5	Func6	Func7
Pin Name	GPIO	Func8	Func9	Func10	Func11	Func12	Func13	Func14	Func15
P67	GPIO/TINT_ GP67	_	SS3_CTS3N _RTS3N	DE3	_	SCL7	_	RXD7_MISO 7_SCL7	SSI6_WS
		_	GTETRGD	GTETRGH	GTIOC15B	GTIOC15BN	IRQ15	USB21_OVR CURN	USB31_OVR CURN
P70	GPIO/TINT_ GP70	_	TXD4_MOSI 4_SDA4	_	_	_	CTXDP0	_	SSI6_SDAT A
		AUDIO_CLK B	GTIOC0A	GTIOC0AN	_	_	IRQ0	DACK1	_
P71	GPIO/TINT_ GP71	_	RXD4_MISO 4_SCL4	_	_	_	CRXDP0	_	SSI5_SCK
		AUDIO_CLK C	GTIOC0B	GTIOC0BN	_	_	IRQ1	TEND1	_
P72	GPIO/TINT_ GP72	_	TXD5_MOSI 5_SDA5	_	_	_	CTXDP1	_	SSI5_SDAT A
		SPDIF1_OU T	GTIOC2A	GTIOC2AN	_	_	IRQ4	DACK3	_
P73	GPIO/TINT_ GP73	_	RXD5_MISO 5_SCL5	_	_	_	CRXDP1	_	SSI7_SCK
		SPDIF1_IN	GTIOC2B	GTIOC2BN	_	_	IRQ5	TEND3	_
P74	GPIO/TINT_ GP74	_	TXD6_MOSI 6_SDA6	_	_	_	CTXDP2	_	SSI3_SCK
		_	GTIOC4A	GTIOC4AN	_	_	IRQ8	DACK3	DREQ1
P75	GPIO/TINT_ GP75	_	RXD6_MISO 6_SCL6	_	_	_	CRXDP2	_	SSI3_WS
		_	GTIOC4B	GTIOC4BN	_	_	IRQ9	TEND3	DREQ2
P76	GPIO/TINT_ GP76	_	TXD7_MOSI 7_SDA7	_	_	_	CTXDP3	_	SSI5_SCK
		SSI6_SCK	GTIOC6A	GTIOC6AN	_	_	IRQ12	DACK1	DREQ3
P77	GPIO/TINT_ GP77	_	RXD7_MISO 7_SCL7	_	_	_	CRXDP3	_	SSI5_WS
		SSI6_WS	GTIOC6B	GTIOC6BN	_	_	IRQ13	TEND1	DREQ4
P80	GPIO/TINT_ GP80	_	SCK4	DE4	CTS4N	_	CTX0	TXD8_MOSI 8_SDA8	SSI5_WS
		SPDIF0_OU T	GTIOC1A	GTIOC1AN	_	_	IRQ2	DACK2	_

Table 2.2-2 List of Multiplexed Functional Pins (6/8)

		Func0	Func1	Func2	Func3	Func4	Func5	Func6	Func7
Pin Name	GPIO	Func8	Func9	Func10	Func11	Func12	Func13	Func14	Func15
P81	GPIO/TINT_ GP81	_	SS4_CTS4N _RTS4N	DE4	_	_	CRX0	RXD8_MISO 8_SCL8	SSI8_SDAT A
		SPDIF0_IN	GTIOC1B	GTIOC1BN	_	_	IRQ3	TEND2	_
P82	GPIO/TINT_ GP82	_	SCK5	DE5	CTS5N	_	CTX1	TXD9_MOSI 9_SDA9	SSI7_WS
		SPDIF2_OU T	GTIOC3A	GTIOC3AN	_	_	IRQ6	DACK4	_
P83	GPIO/TINT_ GP83	_	SS5_CTS5N _RTS5N	DE5	_	_	CRX1	RXD9_MISO 9_SCL9	SSI7_SDAT A
		SPDIF2_IN	GTIOC3B	GTIOC3BN	_	_	IRQ7	TEND4	_
P84	GPIO/TINT_ GP84	_	SCK6	DE6	CTS6N	_	CTX2	TXD4_MOSI 4_SDA4	SSI3_SDAT A
		_	GTIOC5A	GTIOC5AN	_	_	IRQ10	USB30_VBU SEN	USB20_VBU SEN
P85	GPIO/TINT_ GP85	_	SS6_CTS6N _RTS6N	DE6	_	_	CRX2	RXD4_MISO 4_SCL4	SSI4_SDAT A
			GTIOC5B	GTIOC5BN	_	_	IRQ11	USB30_OVR CURN	USB20_OVR CURN
P86	GPIO/TINT_ GP86	_	SCK7	DE7	CTS7N	_	СТХЗ	TXD5_MOSI 5_SDA5	SSI5_SDAT A
		_	GTIOC7A	GTIOC7AN	_	_	IRQ14	USB31_VBU SEN	USB21_VBU SEN
P87	GPIO/TINT_ GP87	_	SS7_CTS7N _RTS7N	DE7	_	_	CRX3	RXD5_MISO 5_SCL5	SSI6_SDAT A
		_	GTIOC7B	GTIOC7BN	_	_	IRQ15	USB31_OVR CURN	USB21_OVR CURN
P90	GPIO/TINT_ GP90	_	MOSIA	TXD6_MOSI 6_SDA6	_	_	_	_	_
		_	_	_	_	_	IRQ0	_	_
P91	GPIO/TINT_ GP91	_	MISOA	RXD6_MISO 6_SCL6	_	_	_	_	_
		_	_	_	_	_	IRQ1	_	_
P92	GPIO/TINT_ GP92	_	RSPCKA	SCK6	DE6	CTS6N	_	TXD0_MOSI 0_SDA0	_
		_	_	_	_		IRQ2	_	_
P93	GPIO/TINT_ GP93	_	SSLA0	SS6_CTS6N _RTS6N	DE6	_	_	RXD0_MISO 0_SCL0	AUDIO_CLK B
		_	_	_	_	_	IRQ3	SD1WP	SD0WP

Table 2.2-2 List of Multiplexed Functional Pins (7/8)

		Func0	Func1	Func2	Func3	Func4	Func5	Func6	Func7
Pin Name	GPIO	Func8	Func9	Func10	Func11	Func12	Func13	Func14	Func15
P94	GPIO/TINT_ GP94	_	SSLA1	TXD7_MOSI 7_SDA7	_	_	_	_	AUDIO_CLK C
		SPDIF0_OU T	GTIOC8A	GTIOC8AN	GTIOC4A	GTIOC4AN	IRQ4	SD1CD	SD0CD
P95	GPIO/TINT_ GP95	_	SSLA2	RXD7_MISO 7_SCL7	_	_	_	_	SSI0_SCK
		SPDIF0_IN	GTIOC8B	GTIOC8BN	GTIOC4B	GTIOC4BN	IRQ5	USB20_VBU SEN	USB30_VBU SEN
P96	GPIO/TINT_ GP96	_	SSLA3	SCK7	DE7	CTS7N	_	TXD1_MOSI 1_SDA1	SSI0_WS
		AUDIO_CLK OUT	GTIOC9A	GTIOC9AN	GTIOC5A	GTIOC5AN	IRQ6	USB20_OVR CURN	USB30_OVR CURN
P97	GPIO/TINT_ GP97	_	ADTRG	SS7_CTS7N _RTS7N	DE7	_	_	RXD1_MISO 1_SCL1	SSI0_SDAT A
		AUDIO_CLK OUT	GTIOC9B	GTIOC9BN	GTIOC5B	GTIOC5BN	IRQ7	_	_
PA0	GPIO/TINT_	_	SD0IOVS	_	_	_	_	_	_
	GPA0	_	_	_	_	_	IRQ8	SD1WP	SD2WP
PA1	GPIO/TINT_	_	SD0PWEN	_	_	_	_	_	_
	GPA1	_	_	_	_	_	IRQ9	SD1CD	SD2CD
PA2	GPIO/TINT_	_	SD1IOVS	_	_	_	_	_	_
	GPA2	_	_	_	_	_	IRQ10	_	SD2WP
PA3	GPIO/TINT_	_	SD1PWEN	_	_	_	_	_	_
	GPA3	_	_	_	_	_	IRQ11	_	SD2CD
PA4	GPIO/TINT_ GPA4	_	SD2IOVS	SS8_CTS8N _RTS8N	DE8	SSLB0	SSLC3	_	AUDIO_CLK OUT
		SPDIF1_OU T	GTIOC10A	GTIOC10AN	GTIOC6A	GTIOC6AN	IRQ12	DACK1	SD0WP
PA5	GPIO/TINT_	_	SD2PWEN	CTS8N	DE8	SSLB1	SSLC2	_	SSI9_WS
	GPA5	SPDIF1_IN	GTIOC10B	GTIOC10BN	GTIOC6B	GTIOC6BN	IRQ13	TEND1	SD0CD
PA6	GPIO/TINT_ GPA6	_	SD2WP	CTS9N	DE9	SSLB2	SSLC1	_	SSI9_SDAT A
		SPDIF2_OU T	GTIOC11A	GTIOC11AN	GTIOC7A	GTIOC7AN	IRQ14	DACK3	SD1WP
PA7	GPIO/TINT_ GPA7	_	SD2CD	SS9_CTS9N _RTS9N	DE9	SSLB3	SSLC0	_	SSI9_SCK
		SPDIF2_IN	GTIOC11B	GTIOC11BN	GTIOC7B	GTIOC7BN	IRQ15	TEND3	SD1CD
PB0	GPIO/TINT_	_	SD2CLK	SCK8	DE8	RSPCKB		_	SSI1_SCK
	GPB0	_	_	_	_	_	IRQ0	USB30_VBU SEN	USB31_VBU SEN

Table 2.2-2 List of Multiplexed Functional Pins (8/8)

		Func0	Func1	Func2	Func3	Func4	Func5	Func6	Func7
Pin Name	GPIO	Func8	Func9	Func10	Func11	Func12	Func13	Func14	Func15
PB1	GPIO/TINT_ GPB1	_	SD2DAT0	TXD8_MOSI 8_SDA8	_	MOSIB	_	_	SSI1_WS
		_	_	_	_	_	IRQ1	USB30_OVR CURN	USB31_OVR CURN
PB2	GPIO/TINT_ GPB2	_	SD2DAT1	RXD8_MISO 8_SCL8	_	MISOB		_	SSI1_SDAT A
		_	_	_	_	_	IRQ2	TEND4	DREQ2
PB3	GPIO/TINT_ GPB3	_	SD2DAT2	RXD9_MISO 9_SCL9	_	_	MISOC	_	SSI2_SCK
		_	_	_	_	_	IRQ3	DACK4	DREQ1
PB4	GPIO/TINT_ GPB4	_	SD2DAT3	TXD9_MOSI 9_SDA9	_	_	MOSIC	_	SSI2_WS
		_	_	_	_	_	IRQ4	DACK2	DREQ3
PB5	GPIO/TINT_ GPB5	_	SD2CMD	SCK9	DE9	_	RSPCKC	_	SSI2_SDAT A
		_	_	_	_	_	IRQ5	TEND2	DREQ4

Note: —: Reserved functions

2.3 Pin Functions of Functional Blocks

Table 2.3-1 List of Pin Functions (1/8)

Classification	Pin Name	I/O	Function
Clock	QXTAL	Out	24-MHz main clocks. These pins are to connect a 24-MHz crystal
	QEXTAL	In	oscillator. When an external clock signal is used, the QXTAL pin should be open.
	EMXTAL	Out	Reserved pins.
	EMEXTAL	In	The EMXTAL pin should be open. The EMEXTAL pin should be connected to V_{ss} .
	RTXOUT	Out	32.768-kHz real-time clocks. These pins are to connect a 32.768-
	RTXIN	In	kHz crystal oscillator. When an external clock signal is used, the RTXOUT pin should be open.
	AUDIO_XTAL	Out	4- to 48-MHz audio clocks. These pins are to connect a crystal
	AUDIO_EXTAL	ln	oscillator. When an external clock signal is used, the clock frequency is allowed 50-MHz max. and the Audio_XTAL pin should be open.
	AUDIO_CLKB	In	Max. 50-MHz audio clock B
	AUDIO_CLKC	In	Max. 50-MHz audio clock C
	AUDIO_CLKOUT	Out	Max. 25-MHz audio clock out
Boot mode control	BOOTSELCPU	In	Select the cold boot CPU. Low: CM33, High: CA55
	BOOTPLLCA1	In	Input the CA55 frequency at the CA55 cold boot.
	BOOTPLLCA0	In	BOOTPLLCA[1:0] = [Low:Low]:1.1 GHz
			BOOTPLLCA[1:0] = [Low:High]: 1.5 GHz^{*1}
			BOOTPLLCA[1:0] = [High:Low]: 1.6 GHz*1
			BOOTPLLCA[1:0] = [High:High]: 1.7 GHz*1
			Note 1. Enabled when VDD09_CA55 is at 0.9 V.
	MD_BOOT4	In	Select the boot mode [4] (reserved)
			Fix the pin to the low level.
	MD_BOOT3	ln	Select the operation mode [3]
	ND DOOTS		Low: Normal mode, High: Debug mode
	MD_BOOT2	In	Select the boot device IO voltage Low: 3.3 V, High: 1.8 V
			Note: Enabled in boot mode 1 and boot mode 2 only
	MD_BOOT1	In	Input the boot mode select signal.
	_		MD_BOOT[1:0] = [Low:Low]: eSD*1 (boot mode 0)
	MD_BOOT0	ln	MD_BOOT[1:0] = [Low:High]: $eMMC^{*1}$ (boot mode 1)
			MD_BOOT[1:0] = [High:Low]: xSPI (boot mode 2)
			MD_BOOT[1:0] = [High:High]: SCIF download (boot mode 3)
			Note 1. Enable CA55 cold boot only
	MD_CLKS	In	Select SSCG OFF or ON
			Low: OFF, High: ON
System controller	QRESN	In	Input the reset signal. The reset state is entered when this signal goes low.
	QBYPASS	In	Select Main CLK oscillation mode
			Low: Crystal, High: External clock
	BSCANP	In	Select boundary scan mode
			Low: Not selected, High: Selected
Interrupt	NMI	In	Input interrupt trigger signal to all CPUs
	IRQ0 to 15	In	Input the external interrupt request signals
	TINT0 to 31	In	Input the external interrupt request signals

Table 2.3-1 List of Pin Functions (2/8)

Classification	Pin Name	I/O	Function	
Power controller	QRESNSEL	In	Select the internal reset signal to be generated	
			Low: Generated by the PWC	
			High: Generated by the QRESN	
	PWEN0	Out	Power enable for 1.8-V power supply to OTP and ADC (active high)*2	
	PWEN1	Out	Power enable for 1.8-V power supply to MIPI-DSI and MIPI-CSI2 (active high)*2	
	PWEN2	Out	Power enable for 1.2-V power supply to MIPI-DSI (active high)*2	
Debugger interface	TMS_SWDIO	I/O	Test mode select pin. Functions as the SWDIO pin in serial wire debug (SWD) mode.	
	TCK_SWCLK	In	Test clock pin. Functions as the SWCLK pin in serial wire debug (SWD) mode.	
	TDO	Out	Test data output pin.	
	TDI	In	Test data input pin.	
	TRSTN	In	Test reset pin.	
Direct memory access	DREQ0 to 4	In	Input DMAC request signal from the external device	
controller (DMAC)	DACK0 to 4	Out	Output the acknowledge signal which indicates acceptance of DMAC request to the external device	
	TEND0 to 4	Out	Output DMAC end signal	
Watchdog timer	WDTUDFCM	Out	Output the CM33_WDT underflow error signal with active low.	
Power controller Debugger interface Direct memory access controller (DMAC) Vatchdog timer WDT) CCIF download nterface 2-bit A/D converter nterface Expanded serial peripheral interface			This pin sets Nch open drain mode. (Register setting is possible	
	WDTUDFCA	Out	Output the CA55_WDT underflow error signal with active low.	
COIT download	COLE DAD	ln.	This pin sets Nch open drain mode. (Register setting is possible.	
interface	SCIF_RXD	In Out	UART receive pin for SCIF	
12 bit A/D convertor	SCIF_TXD ANI000 to 007	Out	UART transfer pin for SCIF	
interface		- In	Input the ADC signals	
nterface	ADTRG	In Out	Input the ADC trigger signal	
Direct memory access controller (DMAC) Watchdog timer (WDT) SCIF download nterface	XSPIO_CKP	Out	Clock output pins. CKP and CKN waves have opposite phase.	
	XSPI0_CKN	Out	Dead data stocks (Mills data wash	
	XSPI0_DS	1/0	Read data strobe / Write data mask	
	XSPI0_IO0 to 7	1/0	Input/output data 0 to data 7	
	XSPI0_CS0N	Out	Output the chip select signal for the channel 0. Low: Selected, High: Not selected	
Debugger interface Direct memory access ontroller (DMAC) Vatchdog timer NDT) CCIF download onterface 2-bit A/D converter onterface Expanded serial eripheral interface	XSPI0_RESET0N	Out	Output the reset status signal for the channel 0. Low: reset status	
	XSPI0_RSTO0N	In	Input the reset status signal from the channel 0	
	XSPI0_INT0N	In	Input the interrupt signal from the channel 0	
	XSPI0_ECS0N	In	Input the error correction status from the channel 0	
	XSPI0_WP0N	Out	Output the write-protection signal for the channel 0	
	XSPI0_CS1N	Out	Output the chip select signal for the channel 1 Low: Selected, High: Not selected	
	XSPI0_RESET1N	Out	Output the reset status signal for the channel 1 Low: reset status	
	XSPI0_RSTO1N	In	Input the reset status signal from the channel 1	
	XSPI0_INT1N	In	Input the interrupt signal from the channel 1	
	XSPI0_ECS1N	In	Input the error correction status from the channel 1	
atchdog timer ADT) CIF download terface P-bit A/D converter terface spanded serial teripheral interface SPI)			,	

Table 2.3-1 List of Pin Functions (3/8)

Classification	Pin Name	I/O	Function
DDR memory interface channel 0, 1	DDRn_DQA0 to 15, DDRn_DQB0 to 15	I/O	DRAM data bits and strobes
	DDRn_DMIA0 to 1, DDRn_DMIB0 to 1	I/O	DRAM data bits and strobes
	DDRn_DQSAT0 to 1, DDRn_DQSBT0 to 1	I/O	DRAM data bits and strobes DRAM address bits and command bits Output DRAM reset signal Digital observation pin Voltage reference for receivers and analog test point for debug Connect calibration external reference resistor (1200 ± 1%) Output the clock signal to external SD/eMMC device Input/output data 0 to data 7 Output the reset signal to external eMMC device Input the write-protection signal from external SD device Input the card-detect signal from external SD slot Output the power-enable signal to power supply IC for SD device Low: Disabled, High: Enabled Output the IO voltage level signal to SD device Input/output data 0 to data 3 Input the write-protection signals from external SD device Input/output data 0 to data 3 Input the write-protection signals from external SD device Input/output data 0 to data 3 Input the write-protection signals from external SD device Low: Disabled, High: Enabled Output the power-enable signals to the power supply IC for SD device Low: Disabled, High: Enabled Output the Power-enable signals to SD device
	DDRn_DQSAC0 to 1, DDRn_DQSBC0 to 1	I/O	DRAM data bits and strobes
	DDRn_CKEA0 to 1, DDRn_CKEB0 to 1	I/O	DRAM address bits and command bits
	DDRn_CAA0 to 5, DDRn_CAB0 to 5	I/O	DRAM address bits and command bits
	DDRn_CSA0 to 1, DDRn_CSB0 to 1	I/O	DRAM address bits and command bits
	DDRn_CKAT, DDRn_CKBT	I/O	DRAM address bits and command bits
	DDRn_CKAC, DDRn_CKBC	I/O	DRAM address bits and command bits
	DDRn_RESETN	Out	Output DRAM reset signal
	DDRn_DTEST	I/O	Digital observation pin
	DDRn_ATEST	I/O	Voltage reference for receivers and analog test point for debug
	DDRn_ZN	_	Connect calibration external reference resistor (120Ω ± 1%)
SD/eMMC interface	SD0CLK	Out	Output the clock signal to external SD/eMMC device
	SD0CMD	I/O	Input/output the command code from/to external SD/eMMC device
	SD0DAT0 to 7	I/O	Input/output data 0 to data 7
	SDORSTN	Out	Output the reset signal to external eMMC device
	SD0WP	In	Input the write-protection signal from external SD device
	SD0CD	In	Input the card-detect signal from external SD slot
	SD0PWEN	Out	Output the power-enable signal to power supply IC for SD device Low: Disabled, High: Enabled
	SDOIOVS	Out	
SD interface	SD1CLK, SD2CLK	Out	Output the clock signals to external SD device
	SD1CMD, SD2CMD	Out	Input/output the command code from/to external SD device
D interface - -	SD1DAT0 to 3, SD2DAT0 to 3	I/O	Input/output data 0 to data 3
	SD1WP, SD2WP	In	Input the write-protection signals from external SD device
	SD1CD, SD2CD	In	Input the card-detect signals from external SD slot
	SD1PWEN, SD2PWEN	Out	device
D/eMMC interface			
	SD1IOVS, SD2IOVS	Out	Output the IO voltage level signals to SD device Low: 3.3 V, High: 1.8 V

Table 2.3-1 List of Pin Functions (4/8)

Classification	Pin Name	I/O	Function
USB2.0 channel 0	USB20_DP	I/O	USB2.0 D+ signal
	USB20_DM	I/O	USB2.0 D- signal
	USB20_OTGID	In	Input OTG ID (pulled up by the internal resistor) Low: Host, High: Peripheral
	USB20_VUBUSIN	ln	Input USB VBUS detect signal*1
	USB20_OTGEXICEN	Out	OTG power supply IC control pin
	USB20_VBUSEN	Out	VBUS control signal (active high)
	USB20_OVRCURN	ln	Overcurrent detection (active low)
	USB20_TXRTUNE	ln	USB transmitter tune pin. This analog signal connects to an external resistor (200 Ω ±1%) that adjusts the USB PHY's high-speed source impedance.
JSB2.0 channel 1	USB21_DP	I/O	USB2.0 D+ signal
	USB21_DM	I/O	USB2.0 D- signal
	USB21_VBUSEN	Out	VBUS control signal (active high)
	USB21_OVRCURN	In	Overcurrent detection (active low)
	USB21_TXRTUNE	In	USB transmitter tune pin. This analog signal connects to an external resistor (200 Ω ±1%) that adjusts the USB PHY's high-speed source impedance.
JSB3.2 channel 0, 1	USB30_DP, USB31_DP	I/O	USB2.0 D+ signals
	USB30_DM, USB31_DM	I/O	USB2.0 D- signals
	USB30_RX0M, USB31_RX0M	In	USB3.2 super-speed plus differential receive pair (negative)
	USB30_RX0P, USB31_RX0P	In	USB3.2 super-speed plus differential receive pair (positive)
	USB30_TX0M, USB31_TX0M	Out	USB3.2 super-speed plus differential transfer pair (negative)
	USB30_TX0P, USB31_TX0P	Out	USB3.2 super-speed plus differential transfer pair (positive)
	USB30_VBUSEN, USB31_VBUSEN	Out	VBUS control signals (active high)
	USB30_OVRCURN, USB31_OVRCURN	In	Overcurrent detection (active low)
	USB3_USRESREF	_	USB3 reference resistor with 200 Ω (1%, 100 ppm/°C) to V _{SS}
	USB30_TXRTUNE, USB31_TXRTUNE	_	USB transmitter tune pin. This analog signal connects to an external resistor ($2000 \pm 1\%$) that adjusts the USB PHY's high-speed source impedance.

Table 2.3-1 List of Pin Functions (5/8)

Classification	Pin Name	I/O	Function
PCIe Gen3	PCIE_TXDPL0	Out	PCIe TX data (positive) of Lane 0 (4-lane × 1) or PCIe TX data (positive) of Lane 0 (2-lane × 2)
	PCIE_TXDNL0	Out	PCIe TX data (negative) of Lane 0 (4-lane × 1) or PCIe TX data (negative) of Lane 0 (2-lane × 2)
	PCIE_TXDPL1	Out	PCIe TX data (positive) of Lane 1 (4-lane x 1) or PCIe TX data (positive) of Lane 1 (2-lane x 2)
	PCIE_TXDNL1	Out	PCIe TX data (negative) of Lane 1 (4-lane × 1) or PCIe TX data (negative) of Lane 1 (2-lane × 2)
	PCIE_TXDPL2	Out	PCIe TX data (positive) of Lane 2 (4-lane x 1) or PCIe TX data (positive) of Lane 0 (2-lane x 2)
	PCIE_TXDNL2	Out	PCIe TX data (negative) of Lane 2 (4-lane × 1) or PCIe TX data (negative) of Lane 0 (2-lane × 2)
	PCIE_TXDPL3	Out	PCIe TX data (positive) of Lane 3 (4-lane × 1) or PCIe TX data (positive) of Lane 1 (2-lane × 2)
	PCIE_TXDNL3	Out	PCIe TX data (negative) of Lane 3 (4-lane x 1) or PCIe TX data (negative) of Lane 1 (2-lane x 2)
	PCIE_RXDPL0	In	PCIe RX data (positive) of Lane 0 (4-lane × 1) or PCIe RX data (positive) of Lane 0 (2-lane × 2)
	PCIE_RXDNL0	In	PCIe RX data (negative) of Lane 0 (4-lane x 1) or PCIe RX data (negative) of Lane 0 (2-lane x 2)
	PCIE_RXDPL1	In	PCIe RX data (positive) of Lane 1 (4-lane × 1) or PCIe RX data (positive) of Lane 1 (2-lane × 2)
	PCIE_RXDNL1	In	PCIe RX data (negative) of Lane 1 (4-lane x 1) or PCIe RX data (negative) of Lane 1 (2-lane x 2)
	PCIE_RXDPL2	In	PCIe RX data (positive) of Lane 2 (4-lane × 1) or PCIe RX data (positive) of Lane 0 (2-lane × 2)
	PCIE_RXDNL2	In	PCIe RX data (negative) of Lane 2 (4-lane x 1) or PCIe RX data (negative) of Lane 0 (2-lane x 2)
	PCIE_RXDPL3	In	PCIe RX data (positive) of Lane 3 (4-lane × 1) or PCIe RX data (positive) of Lane 1 (2-lane × 2)
	PCIE_RXDNL3	In	PCIe RX data (negative) of Lane 3 (4-lane x 1) or PCIe RX data (negative) of Lane 1 (2-lane x 2)
	PCIE_REFCLKP0	In	Differential reference clock (positive) for 41-lane x 1 mode and 2-lane x 2 mode
	PCIE_REFCLKN0	In	Differential reference clock (negative) for 41-lane x 1 mode and 2-lane x 2 mode
	PCIE_REFCLKP1	In	Differential reference clock (positive) for 2-lane x 2 mode only
	PCIE_REFCLKN1	In	Differential reference clock (negative) for 2-lane × 2 mode only
	PCIE0_RSTOUTB	Out	Output the reset signal for 41-lane x 1 mode and 2-lane x 2 mode
	PCIE1_RSTOUTB	Out	Output the reset signal for 2-lane × 2 mode only

Table 2.3-1 List of Pin Functions (6/8)

	of Pin Functions (6/8)		
Classification	Pin Name	I/O	Function
Gb Ethernet channel 0, 1	ET0_MDIO, ET1_MDIO	I/O	Management data I/O
	ET0_MDC, ET1_MDC	Out	Management data clocks
	ET0_RXCTL_RXDV, ET1_RXCTL_RXDV	In	RX control/data valid
	ET0_TXCTL_TXEN, ET1_TXCTL_TXEN	Out	TX control/data enable
	ET0_TXER, ET1_TXER	Out	TX data error (MII mode)
	ET0_RXER, ET1_RXER	In	RX data error (MII mode)
	ET0_RXC_RXCLK, ET1_RXC_RXCLK	In	RX clocks
	ET0_TXC_TXCLK, ET1_TXC_TXCLK	I/O	TX clocks
	ET0_CRS, ET1_CRS	In	Carrier sense (MII mode)
	ET0_COL, ET1_COL	In	Collision detection (MII mode)
	ET0_TXD0, ET1_TXD0	Out	TX data 0
	ET0_TXD1, ET1_TXD1	Out	TX data 1
	ET0_TXD2, ET1_TXD2	Out	TX data 2
	ET0_TXD3, ET1_TXD3	Out	TX data 3
	ET0_RXD0, ET1_RXD0	In	RX data 0
	ET0_RXD1, ET1_RXD1	In	RX data 1
	ET0_RXD2, ET1_RXD2	In	RX data 2
	ET0_RXD3, ET1_RXD3	In	RX data 3
	ET0_PHYINTR, ET1_PHYINTR	In	PHY interrupt signals
MIPI-DSI	DSI_DPCLK	Out	Output clocks (positive)
	DSI_DNCLK	Out	Output clocks (negative)
	DSI_DPDATA0 to 3	Out	TX data 0 to TX data 3 (positive)
	DSI_DNDATA0 to 3	Out	TX data 0 to TX data 3 (negative)
	DSI_VREG0P4V	_	Connect this pin to V _{SS} via a 2.2-nF capacitor
MIPI-CSI2 channel n	CSIn_CLKP	In	Input clocks (positive)
(n = 0 to 3)	CSIn_CLKN	In	Input clocks (negative)
	CSIn_DATA0P to CSIn_DATA3P	In	RX data 0 to RX data 3 (positive)
	CSIn_DATA0N to CSIn_DATA3N	In	RX data 0 to RX data 3 (negative)

Table 2.3-1 List of Pin Functions (7/8)

Classification	Pin Name	I/O	Function
CANFD interface	CRXn	In	RX data 0 to RX data 5
can peripheral atterface (RSPI) hannel x (x = A, B, C) derial communication atterface (RSCI) hannel n (n = 0 to 9) derial communication atterface (RSCI) hannel n (n = 0 to 9) derial communication atterface (RSCI) hannel n (n = 0 to 3) derial communication atterface (RSCI) hannel n (n = 0 to 3) derial communication atterface atterface (RSCI) hannel n (n = 0 to 3) derial compare match timer communication atterface atte	CTXn	Out	TX data 0 to TX data 5
	CRXDPn	Out	RX data 0 to RX data 5 phase signal
	CTXDPn	Out	TX data 0 to TX data 5 phase signal
Serial peripheral	RSPCKx	I/O	Synchronous clock signal
interface (RSPI)	MOSIx	I/O	Data of Main-Out / Sub-In
(x = A, B, C)	MISOx	I/O	Data of Main-In / Sub-Out
	SSLx0 to 3	I/O*3	Chip select pins
Serial communication interface (RSCI)	RXDn	ln	Input the receive data (asynchronous mode / clock synchronous mode / simple SPI mode / smart card mode)
channel n (n = 0 to 9)	TXDn	Out	Output the transmission data (asynchronous mode / clock synchronous mode / simple SPI mode / smart card mode)
	SCKn	I/O	Clock pins (clock synchronous mode / simple SPI mode / smart card mode)
	CTSnN	In	Input the start of transmission as the hardware flow control signals (asynchronous mode / clock synchronous mode)
2C bus interface	RTSnN	Out	Output the reception as the hardware flow control signals (asynchronous mode / clock synchronous mode)
	MOSIn	I/O	Data of Main-Out / Sub-In (simple SPI mode)
	MISOn	I/O	Data of Main-In / Sub-Out (simple SPI mode)
	SCLn	I/O	I2C clocks (simple I2C mode)
	SDAn	I/O	I2C data (simple I2C mode)
	SSn	In	Input chip selector (simple SPI mode)
	DEn	Out	Output driver enable signal for half duplex (asynchronous mode)
I2C bus interface	SCLn	I/O	Clock pins with Nch open drain
(RIIC) channel n (n = 0 to 8)	SDAn	I/O	Data pins with Nch open drain
I3C bus interface	SCL30	I/O	Clock pin
(I3C)	SDA30	I/O	Data pin
General purpose timer (GPT)	GTIOC0A to 15A, GTIOC0B to 15B,	I/O	Input capture for pulse width, output timer compare, and output PWM signals
	GTIOC0AN to 15AN, GTIOC0BN to 15BN		"nX" and "nXN" are anti-phase signals ($X = A$ or B, $n = 0$ to 15).
	GTETRGA to GTETRGH	In	Input disable-output request signals for GPT outputs
Compare match timer	TICn0, TICn1	In	Input capture signals
(CMTW) channel n (n = 0 to 3)	TOCn0, TOCn1	Out	Output compare signals
Pulse density modulation interface	PDMDAT00 to 02, PDMDAT10 to 12	In	Input PDM data
(PDM) channel n (n = 0 to 6)	PDMCLK00 to 02, PDMCLK10 to 12	Out	Output PDM sampling clocks
Serial sound interface	SSIn_SDATA	I/O	Serial sound data (TDM supported) (n = 0 to 9)*4
(SSIU) channel n	SSIn_SCK	I/O	Serial clock (n = 0 to 7, 9)*4
	SSIn_WS	I/O	Word select (n = 0 to 7, 9)*4
SPDIF	SPDIFn_OUT	Out	Output SPDIF data
channel n (n = 0 to 2)	SPDIFn_IN	In	Input SPDIF data

Table 2.3-1 List of Pin Functions (8/8)

Classification	Pin Name	I/O	Function
I/O ports	P00 to P15	I/O	General purpose input/output pins with 3.3-V tolerance.
	P20 and P21	I/O	General purpose input/output pins included with I3C functions with 1.8-V tolerance.
	P30 to P47	I/O	General purpose input/output pins with 3.3-V tolerance.
	P50 to P57	I/O	General purpose input/output pins with 3.3-V tolerance.
	P60 to P67	I/O	General purpose input/output pins with 3.3-V tolerance.
			Selectable to use ELC function pins/groups.
	P70 to P77	I/O	General purpose input/output pins with 3.3-V tolerance.
	P80 to P87	I/O	General purpose input/output pins with 3.3-V tolerance.
			Selectable to use ELC function pins/groups.
	P90 to P92	I/O	General purpose input/output pins without 3.3-V tolerance.
	P93 to PA7	I/O	General purpose input/output pins with 3.3-V tolerance.
	PB0 to PB5	I/O	General purpose input/output pins without 3.3-V tolerance.

Note 1. Since this LSI has a resistor mounted between the USB20_VUBUSIN pin and V_{SS} , connect the pin to the USVBUS pin via a 30-k Ω (±1%) resistor. The schematic diagram is shown in **Figure 2.3-1**.

Note 2. QRESNSEL should be at the low level.

Note 3. SSLx1 to SSLx3 are output only.

Note 4. Half duplex: Ch. 0 to 9

Full duplex: Pairing ch. 0&9, 1&2, 3&4, 5&6, and 7&8




Figure 2.3-1 Connection Diagram of Resistor to USB20_VUBUSIN

Section 3 Electrical Characteristics

This section describes the electrical characteristics of this LSI.

3.1 Absolute Maximum Ratings

Permanent damage to the LSI may result if absolute maximum ratings are exceeded.

Table 3.1-1 Absolute Maximum Ratings (1/3)

Unit Name	Item	Symbol	Min.	Max.	Unit
CA55	VDD09_CA55	CA55_V _{DD09}	-0.4	1.2	V
PD_OTHERS	VDD08_OTHERS	OTHERS_V _{DD08}	-0.4	1.2	V
	VDD33_OTHERS	OTHERS_V _{DD33}	-0.4	3.8	V
	VDD33_PRE18_OTHERS	OTHERS_PRE18V _{DD33}	-0.4	2.5	V
	VDD1833_OTHERS_A	OTHERSA_V _{DD1833}	-0.4	3.8	V
	VDD1833_PRE18_OTHERS_A	OTHERSA_PRE18V _{DD1833}	-0.4	2.5	V
	VDD1833_OTHERS_B	OTHERSB_V _{DD1833}	-0.4	3.8	V
	VDD1833_PRE18_OTHERS_B	OTHERSB_PRE18V _{DD1833}	-0.4	2.5	V
	VDD1833_OTHERS_C	OTHERSC_V _{DD1833}	-0.4	3.8	V
	VDD1833_PRE18_OTHERS_C	OTHERSC_PRE18V _{DD1833}	-0.4	2.5	V
	VDD1833_OTHERS_D	OTHERSD_V _{DD1833}	-0.4	3.8	V
	VDD1833_PRE18_OTHERS_D	OTHERSD_PRE18V _{DD1833}	-0.4	2.5	V
PD_AWO	VDD08_AWO	AWO_V _{DD08}	-0.4	1.2	V
	VDD18_AWO	AWO_V _{DD18}	-0.4	2.5	V
	VDD1833_AWO	AWO_V _{DD1833}	-0.4	3.8	V
	VDD1833_PRE18_AWO	AWO_PRE18V _{DD1833}	-0.4	2.5	V
JSB30	USB30_USVPH	USB30_USV _{PH}	-0.4	2.5	V
	USB30_USVPTX	USB30_USV _{PTX}	-0.4	1.2	V
	USB30_USVDD33	USB30_USV _{DD33}	-0.4	3.8	V
	USB30_USVDD18	USB30_USV _{DD18}	-0.4	2.5	V
	USB30_USDVDD	USB30_USDV _{DD}	-0.4	1.2	V
JSB31	USB31_USVPH	USB31_USV _{PH}	-0.4	2.5	V
	USB31_USVPTX	USB31_USV _{PTX}	-0.4	1.2	V
	USB31_USVDD33	USB31_USV _{DD33}	-0.4	3.8	V
	USB31_USVDD18	USB31_USV _{DD18}	-0.4	2.5	V
	USB31_USDVDD	USB31_USDV _{DD}	-0.4	1.2	V
JSB20	USB20_USVDD33	USB20_USV _{DD33}	-0.4	3.8	V
	USB20_USVDD18	USB20_USV _{DD18}	-0.4	2.5	V
	USB20_USDVDD	USB20_USDV _{DD}	-0.4	1.2	V
JSB21	USB21_USVDD33	USB21_USV _{DD33}	-0.4	3.8	V
	USB21_USVDD18	USB21_USV _{DD18}	-0.4	2.5	V
	USB21_USDVDD	USB21_USDV _{DD}	-0.4	1.2	V
TSU0	TS0AVDD18	TS0AV _{DD18}	-0.4	2.5	V
	TS0DVDD08A	TS0DV _{DD08A}	-0.4	1.2	V
TSU1	TS1AVDD18	TS1AV _{DD18}	-0.4	2.5	V
	TS1DVDD08A	TS1DV _{DD08A}	-0.4	1.2	V

Table 3.1-1 Absolute Maximum Ratings (2/3)

Unit Name	Item	Symbol	Min.	Max.	Unit
xSPI	VDD1833_XSPI	XSPI_V _{DD1833}	-0.4	3.8	V
	VDD1833_PRE18_XSPI	XSPI_PRE18V _{DD1833}	-0.4	2.5	V
SD0	VDD1833_SD0	SD0_V _{DD1833}	-0.4	3.8	V
	VDD1833_PRE18_SD0	SD0_PRE18V _{DD1833}	-0.4	2.5	V
SD1	VDD1833_SD1	SD1_V _{DD1833}	-0.4	3.8	V
	VDD1833_PRE18_SD1	SD1_PRE18V _{DD1833}	-0.4	2.5	V
SD2	VDD1833_SD2	SD2_V _{DD1833}	-0.4	3.8	V
	VDD1833_PRE18_SD2	SD2_PRE18V _{DD1833}	-0.4	2.5	V
OTP	OTPVDD18	OTP_V _{DD18}	-0.4	2.5	V
DDR0	VDD08_DDR	DDR_V _{DD08}	-0.4	1.2	V
	DDR0_VDDQ	DDR0_V _{DDQ}	-0.4	1.5	V
	DDR0_VDDQLP	DDR0_V _{DDQLP}	-0.4	1.5	V
	DDR0_VAA	DDR0_V _{AA}	-0.4	2.5	V
DDR1	VDD08_DDR	DDR_V _{DD08}	-0.4	1.2	V
	DDR1_VDDQ	DDR1_V _{DDQ}	-0.4	1.5	V
	DDR1_VDDQLP	DDR1_V _{DDQLP}	-0.4	1.5	V
	DDR1_VAA	DDR1_V _{AA}	-0.4	2.5	V
GBETH0	VDD1833_ET0	ET0_V _{DD1833}	-0.4	3.8	V
	VDD1833_PRE18_ET0	ET0_PRE18V _{DD1833}	-0.4	2.5	V
GBETH1	VDD1833_ET1	ET1_V _{DD1833}	-0.4	3.8	V
	VDD1833_PRE18_ET1	ET1_PRE18V _{DD1833}	-0.4	2.5	V
CRU0	CSI0_MSVDD18	CSI0_MSV _{DD18}	-0.4	2.5	V
	CSI0_MSVDD0P8	CSI0_MSV _{DD0P8}	-0.4	1.2	V
CRU1	CSI1_MSVDD18	CSI1_MSV _{DD18}	-0.4	2.5	V
	CSI1_MSVDD0P8	CSI1_MSV _{DD0P8}	-0.4	1.2	V
CRU2	CSI2_MSVDD18	CSI2_MSV _{DD18}	-0.4	2.5	V
	CSI2_MSVDD0P8	CSI2_MSV _{DD0P8}	-0.4	1.2	V
CRU3	CSI3_MSVDD18	CSI3_MSV _{DD18}	-0.4	2.5	V
	CSI3_MSVDD0P8	CSI3_MSV _{DD0P8}	-0.4	1.2	V
DSI	DSI_VDD0P8	DSI_V _{DD0P8}	-0.4	1.2	V
	DSI_VDD12	DSI_V _{DD12}	-0.4	2.5	V
	DSI_VDD18	DSI_V _{DD18}	-0.4	2.5	V
PCIE	PCIE_VCC18ACMN	PCIE_V _{CC18ACMN}	-0.4	2.5	V
	PCIE_VCC18AL01	PCIE_V _{CC18AL01}	-0.4	2.5	V
	PCIE_VCC18AL23	PCIE_V _{CC18AL23}	-0.4	2.5	V
	PCIE_VCC08AL01	PCIE_V _{CC08AL01}	-0.4	1.2	V
	PCIE_VCC08AL23	PCIE_V _{CC08AL23}	-0.4	1.2	V
I3C	VDD1218_I3C	I3C_V _{DD1218}	-0.4	2.5	V
ADC	ADAVDD18	ADAV _{DD18}	-0.4	2.5	V

Table 3.1-1 Absolute Maximum Ratings (3/3)

Unit Name	Item	Symbol	Min.	Max.	Unit
CPG	PLVDD_PLLCM33	PLLCM33_PLV _{DD}	-0.4	2.5	٧
	PLVDD_PLLCLN_DTY_DRP	PLLCLN_DTY_DRP_PLV _{DD}	-0.4	2.5	٧
	PLVDD_PLLCA55	PLLCA55_PLV _{DD}	-0.4	2.5	V
	PLVDD_PLLVDO_DSI	PLLVDO_DSI_PLV _{DD}	-0.4	2.5	V
	PLVDD_PLLDDR0	PLLDDR0_PLV _{DD}	-0.4	2.5	V
	PLVDD_PLLDDR1	PLLDDR1_PLV _{DD}	-0.4	2.5	V
	PLVDD_PLLETH_GPU	PLLETH_GPU_PLV _{DD}	-0.4	2.5	٧
	PLDVDD08_PLLCM33	PLLCM33_PLDV _{DD08}	-0.4	1.2	V
	PLDVDD08_PLLCLN_DTY_DRP	PLLCLN_DTY_DRP_PLDV _{DD08}	-0.4	1.2	٧
	PLDVDD09_PLLCA55	PLLCA55_PLDV _{DD09}	-0.4	1.2	V
	PLDVDD08_PLLVDO_DSI	PLLVDO_DSI_PLDV _{DD08}	-0.4	1.2	V
	PLDVDD08_PLLDDR0	PLLDDR0_PLDV _{DD08}	-0.4	1.2	V
	PLDVDD08_PLLDDR1	PLLDDR1_PLDV _{DD08}	-0.4	1.2	V
	PLDVDD08_PLLETH_GPU	PLLETH_GPU_PLDV _{DD08}	-0.4	1.2	V
CST	VDD1833_JTAG	JTAG_V _{DD1833}	-0.4	3.8	V
	VDD1833_PRE18_JTAG	JTAG_PRE18V _{DD1833}	-0.4	2.5	V
PWC	VDD18_PWC	PWC_V _{DD18}	-0.4	2.5	٧
_	Input voltage (0.6-V I/O)	V_{in06}	-0.4	DDRn_V _{DDQLP} + 0.3*1	V
_	Input voltage (1.1-V I/O)	V _{in11}	-0.4	$\begin{array}{c} DDRn_V_{DDQ} + \\ 0.3^{*1} \end{array}$	V
_	Input voltage (1.2-V I/O)	V _{in12}	-0.4	V ₁₂ + 0.3* ²	V
_	Input voltage (1.8-V I/O)	V _{in18}	-0.4	V ₁₈ + 0.3* ³	V
_	Input voltage (1.8-V I/O (3.3-V tolerant))*4	V_{in18_tol}	-0.4	3.6	V
_	Input voltage (3.3-V I/O)	V _{in33}	-0.4	V ₃₃ + 0.3* ⁵	V
_	Analog input voltage (ADC I/O)	V _{ain18}	0	ADAV _{DD18}	٧
_	Junction temperature	T _j	-40	125	°C
	Storage temperature	T _{stg}	-40	150	°C

- Note 1. n = 0, 1. The voltage to be applied must be within the absolute maximum rating (1.5 V).
- Note 2. The voltage to be applied must be within the absolute maximum rating (2.5 V). V₁₂ indicates the power supply voltage for 1.2-V I/O pins.
- Note 3. The voltage to be applied must be within the absolute maximum rating (2.5 V). V₁₈ indicates the power supply voltage for 1.8-V I/O pins. When 1.8 V is used for the 3.3/1.8-V switching I/O, this specification is applied.
- Note 4. Pxx pins (with the exceptions of P2x, P90, P91, P92, and PBx)
- Note 5. The voltage to be applied must be within the absolute maximum rating (3.8 V). V_{33} indicates the power supply voltage for 3.3- V I/O pins. When 3.3 V is used for the 3.3/1.8-V switching I/O, this specification is applied.

3.2 Recommended Operating Range

Table 3.2-1 Recommended Operating Range (1/3)

CA55	VDD09_CA55						
	VDD09_CA55	CA55_V _{DD09}	0.86	0.9	0.94	V	0.9 V: OD*1
			0.76	8.0	0.84	V	0.8 V: ND*1
PD_OTHERS	VDD08_OTHERS	OTHERS_V _{DD08}	0.76	8.0	0.84	V	*2
	VDD33_OTHERS	OTHERS_V _{DD33}	3.135	3.3	3.465	V	
	VDD33_PRE18_OTHERS	OTHERS_PRE18V _{DD33}	1.71	1.8	1.89	V	
	VDD1833_OTHERS_A	OTHERSA_V _{DD1833}	3.14	3.3	3.46	V	
			1.71	1.8	1.89	V	
	VDD1833_PRE18_OTHERS_A	OTHERSA_PRE18V _{DD1833}	1.71	1.8	1.89	V	
	VDD1833_OTHERS_B	OTHERSB_V _{DD1833}	3.14	3.3	3.46	V	
	\(\(\text{D}\) \(\text{1.000}\) \(\text{D}\)	07/15000 005/01/	1.71	1.8	1.89	V	
	VDD1833_PRE18_OTHERS_B	OTHERSB_PRE18V _{DD1833}	1.71	1.8	1.89	V	
	VDD1833_OTHERS_C	OTHERSC_V _{DD1833}	3.14	3.3	3.46	V	
	VDD4022 DDE40 OTHERS C	OTLIEDEC DREAM	1.71	1.8	1.89	V	
	VDD1833_PRE18_OTHERS_C	OTHERSO V	1.71	1.8	1.89	V	
	VDD1833_OTHERS_D	OTHERSD_V _{DD1833}	3.14 1.71	3.3 1.8	3.46 1.89	V V	
	VDD1833_PRE18_OTHERS_D	OTHERSD_PRE18V _{DD1833}	1.71	1.8	1.89	V	
PD_AWO	VDD08_AWO	AWO_V _{DD08}	0.76	0.8	0.84	V	
D_AWO	VDD18_AWO	AWO_V _{DD18}	1.71	1.8	1.89	V	
						V	
	VDD1833_AWO	AWO_V _{DD1833}	3.14 1.71	3.3 1.8	3.46 1.89	V	
	VDD1833_PRE18_AWO	AWO_PRE18V _{DD1833}	1.71	1.8	1.89	V	
JSB30	USB30_USVPH	USB30_USV _{PH}	1.71	1.8	1.89	V	
0000	USB30_USVPTX	USB30_USV _{PTX}	0.76	0.8	0.84	V	
	USB30_USVDD33	USB30_USV _{DD33}	3.14	3.3	3.46	V	
	USB30_USVDD18	USB30_USV _{DD18}	1.71	1.8	1.89		
	USB30_USDVDD	USB30_USDV _{DD}	0.76	0.8	0.84	V	
JSB31	USB31_USVPH	USB31_USV _{PH}	1.71	1.8	1.89	V	
30201	USB31_USVPTX	USB31_USV _{PTX}	0.76	0.8	0.84	V	
	USB31_USVDD33	USB31_USV _{DD33}	3.14	3.3	3.46	V	
	USB31_USVDD18	USB31_USV _{DD18}	1.71	1.8	1.89	V	
	USB31_USDVDD	USB31_USDV _{DD}	0.76	0.8	0.84	V	
JSB20	USB20 USVDD33	USB20_USV _{DD33}	3.14	3.3	3.46	V	
JOD20	USB20_USVDD33	USB20_USV _{DD33}	1.71	1.8	1.89		
	USB20_USDVDD	USB20_USDV _{DD}	0.76	0.8	0.84	V	
JSB21	USB21_USVDD33		3.14				
JODZI	USB21_USVDD18	USB21_USV _{DD33} USB21_USV _{DD18}	1.71	3.3	3.46	V	
	USB21_USDVDD	USB21_USDV _{DD}	0.76	0.8	1.89 0.84	V	
-6110							
TSU0	TS0AVDD18	TSOAV _{DD18}	1.71	1.8	1.89	V	
TOLIA	TS0DVDD08A	TS0DV _{DD08A}	0.76	0.8	0.84	V	
rsu1	TS1AVDD18	TS1AV _{DD18}	1.71	1.8	1.89	V	
	TS1DVDD08A	TS1DV _{DD08A}	0.76	0.8	0.84	V	
xSPI	VDD1833_XSPI	XSPI_V _{DD1833}	3.14	3.3	3.46	V	
	VDD1833_PRE18_XSPI	XSPI_PRE18V _{DD1833}	1.71	1.8	1.89	V	

Table 3.2-1 Recommended Operating Range (2/3)

Unit Name	Item	Symbol	Min.	Тур.	Max.	Unit	Note
SD0	VDD1833_SD0	SD0_V _{DD1833}	3.14	3.3	3.46	V	
	_		1.71	1.8	1.89	V	
	VDD1833_PRE18_SD0	SD0_PRE18V _{DD1833}	1.71	1.8	1.89	V	
SD1	VDD1833_SD1	SD1_V _{DD1833}	3.14	3.3	3.46	V	
			1.71	1.8	1.89	V	
	VDD1833_PRE18_SD1	SD1_PRE18V _{DD1833}	1.71	1.8	1.89	V	
SD2	VDD1833_SD2	SD2_V _{DD1833}	3.14	3.3	3.46	V	
			1.71	1.8	1.89	V	
	VDD1833_PRE18_SD2	SD2_PRE18V _{DD1833}	1.71	1.8	1.89	V	
OTP	OTPVDD18	OTP_V _{DD18}	1.71	1.8	1.89	V	
DDR0	VDD08_DDR	DDR_V _{DD08}	0.76	8.0	0.84	V	*2
	DDR0_VDDQ	DDR0_V _{DDQ}	1.06	1.1	1.17	V	
	DDR0_VDDQLP	$DDR0_{V_{DDQLP}}$	0.57	0.6	0.65	V	0.6 V: LPDDR4X
			1.06	1.1	1.17	V	1.1 V: LPDDR4
	DDR0_VAA	DDR0_V _{AA}	1.71	1.8	1.89	V	
DDR1	VDD08_DDR	$DDR_{V_{DD08}}$	0.76	8.0	0.84	V	*2
	DDR1_VDDQ	$DDR1_{DDQ}$	1.06	1.1	1.17	V	
	DDR1_VDDQLP	$DDR1_{V_{DDQLP}}$	0.57	0.6	0.65	V	0.6 V: LPDDR4X
			1.06	1.1	1.17	V	1.1 V: LPDDR4
	DDR1_VAA	DDR1_V _{AA}	1.71	1.8	1.89	V	
GBETH0	VDD1833_ET0	ET0_V _{DD1833}	3.14	3.3	3.46	V	
			1.71	1.8	1.89	V	
	VDD1833_PRE18_ET0	ET0_PRE18V _{DD1833}	1.71	1.8	1.89	V	
GBETH1	VDD1833_ET1	ET1_V _{DD1833}	3.14	3.3	3.46	V V	
	VDD1833_PRE18_ET1	ET1_PRE18V _{DD1833}	1.71	1.8	1.89	V	
00110						V	
CRU0	CSIO_MSVDD18	CSIO_MSV _{DD18}	1.71	1.8	1.89		
	CSI0_MSVDD0P8	CSI0_MSV _{DD0P8}	0.76	0.8	0.84	V	
CRU1	CSI1_MSVDD18	CSI1_MSV _{DD18}	1.71	1.8	1.89	V	
	CSI1_MSVDD0P8	CSI1_MSV _{DD0P8}	0.76	0.8	0.84	V	
CRU2	CSI2_MSVDD18	CSI2_MSV _{DD18}	1.71	1.8	1.89	V	
	CSI2_MSVDD0P8	CSI2_MSV _{DD0P8}	0.76	0.8	0.84	V	
CRU3	CSI3_MSVDD18	CSI3_MSV _{DD18}	1.71	1.8	1.89	V	
	CSI3_MSVDD0P8	CSI3_MSV _{DD0P8}	0.76	8.0	0.84	V	
DSI	DSI_VDD0P8	DSI_V _{DD0P8}	0.76	8.0	0.84	V	
	DSI_VDD12	DSI_V _{DD12}	1.14	1.2	1.26	V	
	DSI_VDD18	DSI_V _{DD18}	1.71	1.8	1.89	V	
PCIE	PCIE_VCC18ACMN	PCIE_V _{CC18ACMN}	1.71	1.8	1.89	V	
	PCIE_VCC18AL01	PCIE_V _{CC18AL01}	1.71	1.8	1.89	V	
	PCIE_VCC18AL23	PCIE_V _{CC18AL23}	1.71	1.8	1.89	V	
	PCIE_VCC08AL01	PCIE_V _{CC08AL01}	0.76	0.8	0.84	V	
	PCIE_VCC08AL23	PCIE_V _{CC08AL23}	0.76	0.8	0.84	V	
I3C	VDD1218_I3C	I3C_V _{DD1218}	1.71	1.8	1.89	V	
			1.14	1.2	1.26	V	
ADC	ADAVDD18	ADAV _{DD18}	1.71	1.8	1.89	V	

Table 3.2-1 Recommended Operating Range (3/3)

Unit Name	Item	Symbol	Min.	Тур.	Max.	Unit	Note
CPG	PLVDD_PLLCM33	PLLCM33_PLV _{DD}	1.71	1.8	1.89	V	
	PLVDD_PLLCLN_DTY_DRP	PLLCLN_DTY_DRP_PLV	1.71	1.8	1.89	V	
		DD					
	PLVDD_PLLCA55	PLLCA55_PLV _{DD}	1.71	1.8	1.89	V	
	PLVDD_PLLVDO_DSI	$PLLVDO_DSI_PLV_DD$	1.71	1.8	1.89	V	
	PLVDD_PLLDDR0	PLLDDR0_PLV _{DD}	1.71	1.8	1.89	٧	
	PLVDD_PLLDDR1	PLLDDR1_PLV _{DD}	1.71	1.8	1.89	V	
	PLVDD_PLLETH_GPU	PLLETH_GPU_PLV _{DD}	1.71	1.8	1.89	V	
	PLDVDD08_PLLCM33	PLLCM33_PLDV _{DD08}	0.76	0.8	0.84	V	
	PLDVDD08_PLLCLN_DTY_DRP	PLLCLN_DTY_DRP_PLD	0.76	0.8	0.84	٧	
		V_{DD08}					
	PLDVDD09_PLLCA55	PLLCA55_PLDV _{DD09}	0.86	0.9	0.94	V	0.9 V: OD*1
			0.76	0.8	0.84	V	0.8 V: ND*1
	PLDVDD08_PLLVDO_DSI	PLLVDO_DSI_PLDV _{DD08}	0.76	0.8	0.84	V	
	PLDVDD08_PLLDDR0	PLLDDR0_PLDV _{DD08}	0.76	0.8	0.84	V	
	PLDVDD08_PLLDDR1	PLLDDR1_PLDV _{DD08}	0.76	0.8	0.84	٧	
	PLDVDD08_PLLETH_GPU	PLLETH_GPU_PLDV _{DD08}	0.76	0.8	0.84	V	
CST	VDD1833_JTAG	JTAG_V _{DD1833}	3.14	3.3	3.46	٧	
			1.71	1.8	1.89	V	
	VDD1833_PRE18_JTAG	JTAG_PRE18V _{DD1833}	1.71	1.8	1.89	V	
PWC	VDD18_PWC	PWC_V _{DD18}	1.71	1.8	1.89	٧	

Note 1. OD: Over drive (up to 1.8-GHz operation frequency)
ND: Normal drive (up to 1.1-GHz operation frequency)

Note 2. To avoid the possibility of noise, separating this power supply from other power supply terminals is recommended.

3.3 Power-On/Off Sequence

3.3.1 CM33 Boot Mode (PWC Enabled)

The state diagram of CM33 cold boot is shown in **Figure 3.3-1**. The boot mode states (1) to (4) refer to the sequence of (1) to (4) in **Figure 3.3-2**.





Figure 3.3-1 CM33 Boot State Diagram



(Continued on next page)

(Continued from previous page)

Software control: RIIC or PFC (GPIO) control

Note: The clock stabilization time depends on the board design. Make the setting according to the results of

evaluation.

Note: Refer to the notes in Section 3.3.3 and Section 3.3.4 for details on the restrictions on the rise time and fall time


of each power supply.

Note: When the QRESN pin becomes low, the PWEN0 to PWEN2 pins become low simultaneously.

Note: When using the PWC, set QRESN to the low level at the same time as or after the 1st Grp power off.

Figure 3.3-2 Power-On/Power-Off Sequence (CM33 Boot)

3.3.2 CA55 Boot Mode (PWC Enabled)



(Continued on next page)

(Continued from previous page)

Note: The clock stabilization time depends on the board design. Make the setting according to the results of evaluation.

Note: Refer to the notes in Section 3.3.5 and Section 3.3.6 for details on the restrictions on the rise time and fall time


of each power supply.

Note: When the QRESN pin becomes low, the PWEN0 to PWEN2 pins become low simultaneously.

Note: When using the PWC, set QRESN to the low level at the same time as or after the 1st Grp power off.

Figure 3.3-3 Power-On/Power-Off Sequence (CA55 Boot)

3.3.3 Power-On Sequence – CM33 Boot Mode (PWC Disabled)




(Continued on next page)

(Continued from previous page)

- Note 1. Power supplies for VDD08_DDR and VDD08_OTHERS should be controlled simultaneously (within ±5 ms).
- Note 2. TS0DVDD08A, TS0AVDD18: Min. 10 μs
- Note 3. DDR0_VDDQ, DDR0_VDDQLP, DDR1_VDDQ, DDR1_VDDQLP (1.1 V): Min. 180 µs
 - DDR0_VDDQLP, DDR1_VDDQLP (0.6 V): Min. 100 μs
 - DDR0_VAA, DDR1_VAA: Min. 290 µs
 - VDD08_DDR: Min. 5 μs
 - USB30_USVPTX, USB31_USVPTX, USB30_USVPH, USB31_USVPH: Min. 10 μs
 - USB20_USDVDD, USB21_USDVDD, USB30_USDVDD, USB31_USDVDD: Min. 10 μs
 - USB20_USVDD18, USB21_USVDD18, USB30_USVDD18, USB31_USVDD18: Min. 20 μs
 - USB20_USVDD33, USB21_USVDD33, USB30_USVDD33, USB31_USVDD33: Min. 30 μs
 - TS1DVDD08A, TS1AVDD18: Min. 10 μs
- Note 4. USB20_USDVDD, USB21_USDVDD, USB20_USVDD18, USB21_USVDD18, USB20_USVDD33, USB21_USVDD33, USB30_USVDD1, USB30_USVDD18, USB31_USVDD18, USB30_USVDD33, USB31_USVDD33: Max. 10 ms
- **Note:** The clock stabilization time depends on the board design. Make the setting according to the results of evaluation.
- Note: The rise time of each power supply must be compliant with the maximum 30 ms regulation.

Figure 3.3-4 Power-On Sequence (CM33 Boot Mode)

3.3.4 Power-Off Sequence – CM33 Boot Mode (PWC Disabled)



(Continued on next page)

(Continued from previous page)


Note 1. Power supplies for VDD08_DDR and VDD08_OTHERS should be controlled simultaneously (within ±5 ms).

Note 2. TS0DVDD08A, TS0AVDD18: Min. 10 μs Note 3. TS1DVDD08A, TS1AVDD18: Min. 10 μs

Note: The fall time of each power supply must be compliant with the maximum 30 ms regulation.

Figure 3.3-5 Power-Off Sequence (CM33 Boot Mode)

3.3.5 Power-On Sequence – CA55 Boot Mode (PWC Disabled)



(Continued on next page)

(Continued from previous page)

Note 1. Power supplies for VDD08_DDR and VDD08_OTHERS should be controlled simultaneously (within ±5 ms).

Note 2. – TS0DVDD08A, TS0AVDD18: Min. 10 μs

- DDR0_VDDQ, DDR0_VDDQLP, DDR1_VDDQ, DDR1_VDDQLP (1.1 V): Min. 180 μs
- DDR0_VDDQLP, DDR1_VDDQLP (0.6 V): Min. 100 μs
- DDR0_VAA, DDR1_VAA: Min. 290 μs
- VDD08_DDR: Min. 5 μs
- USB30_USVPTX, USB31_USVPTX, USB30_USVPH, USB31_USVPH: Min. 10 μs
- USB20_USDVDD, USB21_USDVDD, USB30_USDVDD, USB31_USDVDD: Min. 10 μs
- USB20_USVDD18, USB21_USVDD18, USB30_USVDD18, USB31_USVDD18: Min. 20 μs
- USB20_USVDD33, USB21_USVDD33, USB30_USVDD33, USB31_USVDD33: Min. 30 μs
- TS1DVDD08A, TS1AVDD18: Min. 10 μs

Note 3. USB20_USDVDD, USB21_USDVDD, USB20_USVDD18, USB21_USVDD18, USB20_USVDD33, USB21_USVDD33, USB30_USDVDD, USB31_USDVDD, USB30_USVDD18, USB31_USVDD18, USB30_USVDD33, USB31_USVDD33:

Max. 10 ms

Note: The clock stabilization time depends on the board design. Make the setting according to the results of evaluation.

Note: The rise time of each power supply must be compliant with the maximum 30 ms regulation.

Figure 3.3-6 Power-On Sequence (CA55 Boot Mode)

3.3.6 Power-Off Sequence – CA55 Boot Mode (PWC Disabled)




Figure 3.3-7 Power-Off Sequence (CA55 Boot Mode)

3.4 DC Characteristics

3.4.1 Maximum Supply Current

Conditions for the supply current: Power supply voltage = Max. value, Tj = -40 to $125^{\circ}C$

Table 3.4-1 Max. Supply Currents during Operation (1/3)

Unit Name	Item	Symbol	Max.	Unit	Note
CA55	0.8-V (or 0.9-V) power supply current	I _{DD09_CA55}	3031	mA	VDD09_CA55
PD_OTHERS	0.8-V core power supply current	I _{DD08_OTHERS}	14449	mA	VDD08_OTHERS
	3.3-V core power supply current	I _{DD33_OTHERS}	1	mA	VDD33_OTHERS
	Pre-driver power supply current	I _{DD33PRE18_OTHERS}	1	mA	VDD33_PRE18_OTHERS
	Group A I/O power supply current	I _{DD1833_OTHERSA}	26	mA	VDD1833_OTHERS_A
	Group A pre-driver power supply current	I _{DD1833PRE18_OTHERSA}	4	mA	VDD1833_PRE18_OTHER S_A
	Group B I/O power supply current	I _{DD1833_OTHERSB}	26	mA	VDD1833_OTHERS_B
	Group B pre-driver power supply current	I _{DD1833PRE18} _OTHERSB	3	mA	VDD1833_PRE18_OTHER S_B
	Group C I/O power supply current	I _{DD1833_OTHERSC}	26	mA	VDD1833_OTHERS_C
	Group C pre-driver power supply current	I _{DD1833PRE18_OTHERSC}	4	mA	VDD1833_PRE18_OTHER S_C
	Group D I/O power supply current	I _{DD1833_OTHERSD}	13	mA	VDD1833_OTHERS_D
	Group D pre-driver power supply current	I _{DD1833PRE18_OTHERSD}	3	mA	VDD1833_PRE18_OTHER S_D
PD_AWO	0.8-V core power supply current	I _{DD08_AWO}	322	mA	VDD08_AWO
	1.8-V core power supply current	I _{DD18_AWO}	1	mA	VDD18_AWO
	I/O power supply current	I _{DD1833_AWO}	9	mA	VDD1833_AWO
	Pre-driver power supply current	I _{DD1833PRE18_AWO}	2	mA	VDD1833_PRE18_AWO
USB30	1.8-V PHY power supply current	I _{DDUSB30_USVPH}	31	mA	USB30_USVPH
	0.8-V PHY power supply current	I _{DDUSB30_USVPTX}	53	mA	USB30_USVPTX
	3.3-V PHY power supply current	I _{DDUSB30_USVDD33}	12	mA	USB30_USVDD33
	1.8-V PHY power supply current	I _{DDUSB30_USVDD18}	56	mA	USB30_USVDD18
	0.8-V PHY power supply current	I _{DDUSB30_USDVDD}	16	mA	USB30_USDVDD
USB31	1.8-V PHY power supply current	I _{DDUSB31_USVPH}	31	mA	USB31_USVPH
	0.8-V PHY power supply current	I _{DDUSB31_USVPTX}	53	mA	USB31_USVPTX
	3.3-V PHY power supply current	I _{DDUSB31_USVDD33}	12	mA	USB31_USVDD33
	1.8-V PHY power supply current	I _{DDUSB31_USVDD18}	56	mA	USB31_USVDD18
	0.8-V PHY power supply current	I _{DDUSB31_USDVDD}	16	mA	USB31_USDVDD
USB20	3.3-V PHY power supply current	I _{DDUSB20_USVDD33}	12	mA	USB20_USVDD33
	1.8-V PHY power supply current	I _{DDUSB20_USVDD18}	56	mA	USB20_USVDD18
	0.8-V PHY power supply current	I _{DDUSB20_USDVDD}	16	mA	USB20_USDVDD
USB21	3.3-V PHY power supply current	I _{DDUSB21_USVDD33}	12	mA	USB21_USVDD33
	1.8-V PHY power supply current	I _{DDUSB21_USVDD18}	56	mA	USB21_USVDD18
	0.8-V PHY power supply current	I _{DDUSB21_USDVDD}	16	mA	USB21_USDVDD
TSU0	1.8-V power supply current	I _{DDTS0AVDD18}	1	mA	TS0AVDD18
	0.8-V power supply current	I _{DDTS0DVDD08A}	1	mA	TS0DVDD08A
TSU1	1.8-V power supply current	I _{DDTS1AVDD18}	1	mA	TS1AVDD18
	0.8-V power supply current	I _{DDTS1DVDD08A}	1	mA	TS1DVDD08A

Table 3.4-1 Max. Supply Currents during Operation (2/3)

Unit Name	Item	Symbol	Max.	Unit	Note
xSPI	I/O power supply current	I _{DD1833_XSPI}	16	mA	VDD1833_XSPI
	Pre-driver power supply current	I _{DD1833PRE18_XSPI}	4	mA	VDD1833_PRE18_XSPI
SD0	I/O power supply current	I _{DD1833_SD0}	16	mA	VDD1833_SD0
	Pre-driver power supply current	I _{DD1833PRE18_SD0}	2	mA	VDD1833_PRE18_SD0
SD1	I/O power supply current	I _{DD1833_SD1}	10	mA	VDD1833_SD1
	Pre-driver power supply current	I _{DD1833PRE18_SD1}	1	mA	VDD1833_PRE18_SD1
SD2	I/O power supply current	I _{DD1833_SD2}	10	mA	VDD1833_SD2
	Pre-driver power supply current	I _{DD1833PRE18_SD2}	2	mA	VDD1833_PRE18_SD2
OTP	1.8-V power supply current	I _{DDOTPVDD18}	6	mA	OTPVDD18
DDR0	0.8-V core power supply current	I _{DD08_DDR}	934	mA	VDD08_DDR
	1.1-V PHY power supply current	I _{DDQ_DDR0}	760	mA	DDR0_VDDQ
	PHY power supply current	I _{DDQLP_DDR0}	242	mA	DDR0_VDDQLP
	1.8-V PLL power supply current	I _{DDVAA_DDR0}	5	mA	DDR0_VAA
DDR1	0.8-V core power supply current	I _{DD08_DDR}	934	mA	VDD08_DDR
	1.1-V PHY power supply current	I _{DDQ_DDR1}	760	mA	DDR1_VDDQ
	PHY power supply current	I _{DDQLP_DDR1}	242	mA	DDR1_VDDQLP
	1.8-V PLL power supply current	I _{DDVAA_DDR1}	5	mA	DDR1_VAA
GBETH0	I/O power supply current	I _{DD1833_ET0}	12	mA	VDD1833_ET0
	Pre-driver power supply current	I _{DD1833PRE18_ET0}	2	mA	VDD1833_PRE18_ET0
GBETH1	I/O power supply current	I _{DD1833_ET1}	12	mA	VDD1833_ET1
	Pre-driver power supply current	I _{DD1833PRE18_ET1}	2	mA	VDD1833_PRE18_ET1
CRU0	1.8-V PHY power supply current	I _{DDMSVDD18_CSI0}	8	mA	CSI0_MSVDD18
	0.8-V core power supply current	I _{DDMSVDD0P8_CSI1}	25	mA	CSI0_MSVDD0P8
CRU1	1.8-V PHY power supply current	I _{DDMSVDD18_CSI1}	8	mA	CSI1_MSVDD18
	0.8-V core power supply current	I _{DDMSVDD0P8_CSI2}	25	mA	CSI1_MSVDD0P8
CRU2	1.8-V PHY power supply current	I _{DDMSVDD18_CSI2}	8	mA	CSI2_MSVDD18
	0.8-V core power supply current	I _{DDMSVDD0P8_CSI3}	25	mA	CSI2_MSVDD0P8
CRU3	1.8-V PHY power supply current	I _{DDMSVDD18_CSI3}	8	mA	CSI3_MSVDD18
	0.8-V core power supply current	I _{DDMSVDD0P8_CSI0}	25	mA	CSI3_MSVDD0P8
DSI	0.8-V core power supply current	I _{DD0P8_DSI}	43	mA	DSI_VDD0P8
	1.2-V PHY power supply current	I _{DD12_DSI}	1	mA	DSI_VDD12
	1.8-V PHY power supply current	I _{DD18_DSI}	8	mA	DSI_VDD18
PCIE	1.8-V power supply current	I _{DDPCIEVCC18ACMN}	19	mA	PCIE_VCC18ACMN
	1.8-V PHY power supply current	IDDPCIEVCC18AL01	53	mA	PCIE_VCC18AL01
	1.8-V PHY power supply current	I _{DDPCIEVCC18AL23}	53	mA	PCIE_VCC18AL23
	0.8-V PHY power supply current	I _{DDPCIEVCC08AL01}	112	mA	PCIE_VCC08AL01
	0.8-V PHY power supply current	I _{DDPCIEVCC08AL23}	112	mA	PCIE_VCC08AL23
I3C	I/O power supply current	I _{DD1218 I3C}	1	mA	VDD1218_I3C
130					

Table 3.4-1 Max. Supply Currents during Operation (3/3)

		(2, 2)			
Unit Name	Item	Symbol	Max.	Unit	Note
CPG	PLLCM33 1.8-V power supply current	I _{DDPLVDD_PLLCM33}	2	mA	PLVDD_PLLCM33
	PLLCLN_DTY_DRP 1.8-V power supply current	I _{DDPLVDD_PLLCLNDTYDRP}	6	mA	PLVDD_PLLCLN_DTY_DR P
	PLLCA55 1.8-V power supply current	I _{DDPLVDD_PLLCA55}	2	mA	PLVDD_PLLCA55
	PLLVDO_DSI 1.8-V power supply current	I _{DDPLVDD_PLLVCDDSI}	4	mA	PLVDD_PLLVDO_DSI
	PLLDDR0 1.8-V power supply current	I _{DDPLVDD_PLLDDR0}	2	mA	PLVDD_PLLDDR0
	PLLDDR1 1.8-V power supply current	I _{DDPLVDD_PLLDDR1}	2	mA	PLVDD_PLLDDR1
(PLLETH_GPU 1.8-V power supply current	I _{DDPLVDD_} PLLETHGPU	4	mA	PLVDD_PLLETH_GPU
	PLLCM33 0.8-V power supply current	I _{DDPLVDD08_PLLCM33}	3	mA	PLDVDD08_PLLCM33
	PLLCLN_DTY_DRP 0.8-V power supply current	I _{DDPLVDD08_} PLLCLNDTYDRP	8	mA	PLDVDD08_PLLCLN_DTY _DRP
	PLLCA55 0.8-V (or 0.9-V) power supply current	I _{DDPLVDD08_PLLCA55}	3	mA	PLDVDD09_PLLCA55
	PLLVDO_DSI 0.8-V power supply current	I _{DDPLVDD08_PLLVCDDSI}	5	mA	PLDVDD08_PLLVDO_DSI
	PLLDDR0 0.8-V power supply current	I _{DDPLVDD08} _PLLDDR0	3	mA	PLDVDD08_PLLDDR0
	PLLDDR1 0.8-V power supply current	I _{DDPLVDD08_PLLDDR1}	3	mA	PLDVDD08_PLLDDR1
	PLLETH_GPU 0.8-V power supply current	I _{DDPLVDD08_} PLLETHGPU	5	mA	PLDVDD08_PLLETH_GPU
CST	I/O power supply current	I _{DD1833_JTAG}	3	mA	VDD1833_JTAG
	Pre-driver power supply current	I _{DD1833PRE18_JTAG}	1	mA	VDD1833_PRE18_JTAG
PWC	1.8-V I/O power supply current	I _{DD18_PWC}	1	mA	VDD18_PWC

3.4.2 Standard I/O Characteristics

For the I/O types, refer to the external pin list in **Section 2.2.1, List of External Pins**.

Table 3.4-2 DC Characteristics

 V_{DD} = 1.11 V to 1.95 V (1.8/1.2-V switching I/O type), V_{DD} = 1.65 V to 1.95 V (1.8-V I/O type and 1.8-V OSC I/O type), V_{DD} = 1.65 V to 3.60 V (3.3/1.8-V switching I/O types 1, 2 and 3), V_{DD} = 3.00 V to 3.60 V (3.3-V I/O type) (1/4)

Item	I/O Type	Symbol	Min.	Тур.	Max.	Unit	Condition
External voltage tolerance	3.3/1.8-V switching I/O type 2	V_{TOL}	_	_	3.6	V	V _{DD} power-off & on
High-level input voltage	1.8/1.2-V switching I/O type (1.2 V)	V _{IH}	$0.8 \times V_{DD}$	_	$V_{DD} + 0.3$	V	_
	1.8/1.2-V switching I/O type (1.8 V)	V _{IH}	0.7 × V _{DD}	_	V _{DD} + 0.3	V	_
	1.8-V I/O type 1.8-V OSC I/O type 3.3/1.8-V switching I/O type 1 3.3/1.8-V switching I/O type 2 3.3/1.8-V switching I/O type 3 3.3-V I/O type	V _{IH}	0.7 × V _{DD}	_	V _{DD} + 0.3	V	_
Low-level input voltage	1.8/1.2-V switching I/O type (1.2 V)	V _{IL}	-0.3	_	0.2 × V _{DD}	V	_
	1.8/1.2-V switching I/O type (1.8 V)	VIL	-0.3	_	0.3 × V _{DD}	V	_
	1.8-V I/O type 1.8-V OSC I/O type 3.3/1.8-V switching I/O type 1 3.3/1.8-V switching I/O type 2 3.3/1.8-V switching I/O type 3 3.3-V I/O type	V _{IL}	-0.3	_	0.3 × V _{DD}	V	_
Hysteresis voltage	1.8/1.2-V switching I/O type 1.8-V I/O type	ΔV	0.1 × V _{DD}	_	_	V	_
	3.3/1.8-V switching I/O type 1*1 3.3/1.8-V switching I/O type 2*2	ΔV	0.08 × V _{DD}	_	_	V	_
	3.3/1.8-V switching I/O type 3*13	ΔV	0.1	_	_	V	_

Table 3.4-2 DC Characteristics $V_{DD} = 1.11 \text{ V to } 1.95 \text{ V } (1.8/1.2\text{-V switching I/O type}), V_{DD} = 1.65 \text{ V to } 1.95 \text{ V } (1.8\text{-V I/O type and } 1.8\text{-V OSC I/O type}), V_{DD} = 1.65 \text{ V to } 3.60 \text{ V } (3.3/1.8\text{-V switching I/O types } 1, 2 \text{ and } 3), V_{DD} = 3.00 \text{ V to } 3.60 \text{ V } (3.3/1.8\text{-V switching I/O types } 1, 2 \text{ and } 3)$

(3.3-V I/O type) (2/4)

Item	I/O Type	Symbol	Min.	Тур.	Max.	Unit	Condition
Input leakage current	1.8/1.2-V switching I/O type (1.2 V)	lı	-10	_	10	μΑ	$V_{in} = V_{SS}$ or V_{DD} max & V_{DD} power-on
			-10	_	10	μΑ	$V_{in} = V_{SS} \text{ or } V_{DD} \text{ max } \& V_{DD} \text{ power-off}$
	1.8/1.2-V switching I/O type (1.8 V)	l ₁	-15	_	15	μΑ	$V_{in} = V_{DD} \text{ max } \& V_{DD} \text{ power-on}$
			-18	_	18	μΑ	$V_{in} = V_{SS}$ or V_{DD} max & V_{DD} power-off
	1.8-V I/O type 1.8-V OSC I/O type 3.3/1.8-V switching I/O type 1	l _l	-12	_	12	μΑ	$V_{in} = V_{DD} max \& V_{DD} power-on$
	3.3/1.8-V switching I/O type 2	l ₁	-12	_	12	μΑ	$V_{in} = V_{DD} \text{ max } \& V_{DD} \text{ power-on}$
			-18	_	18	μΑ	$V_{in} = V_{SS}$ or V_{DD} max & V_{DD} power-off
	3.3/1.8-V switching I/O type 3 3.3-V I/O type	lı	-12	_	12	μΑ	$V_{in} = V_{DD} \text{ max } \& V_{DD} \text{ power-on}$
nput pull-down resistor current	1.8/1.2-V switching I/O type*3 (1.2 V)	I _{RPU}	10	_	100	μΑ	$V_{in} = V_{DD} max$
	1.8/1.2-V switching I/O type*3 (1.8 V)	I _{RPU}	25	_	130	μΑ	$V_{\text{in}} = V_{\text{DD}} \; \text{max}$
	1.8-V I/O type*5	I _{RPU}	25	_	130	μA	$V_{in} = V_{DD} \; max$
	3.3/1.8-V switching I/O type 1*7 3.3/1.8-V switching I/O type 2*9	I _{RPU}	25	_	200	μΑ	$V_{\text{in}} = V_{\text{DD}} \; \text{max}$
	3.3/1.8-V switching I/O type 3*11	I _{RPU}	18	_	148	μΑ	$V_{in} = V_{DD} max$
nput pull-up resistor current	1.8/1.2-V switching I/O type*4 (1.2 V)	I _{RPD}	-10	_	-100	μΑ	$V_{in} = V_{SS}$
	1.8/1.2-V switching I/O type*4 (1.8 V)	I _{RPD}	-35	_	-185	μΑ	$V_{in} = V_{SS}$
	1.8-V I/O type*6	I _{RPD}	-35	_	-185	μA	V _{in} = V _{SS}
	3.3/1.8-V switching I/O type 1*8 3.3/1.8-V switching I/O type 2*10	I _{RPD}	-25	_	-200	μΑ	$V_{in} = V_{SS}$
	3.3/1.8-V switching I/O type 3*12	I _{RPD}	-18	_	-192	μA	$V_{in} = V_{SS}$

Table 3.4-2 DC Characteristics $V_{DD} = 1.11 \text{ V to } 1.95 \text{ V } (1.8/1.2\text{-V switching I/O type}), V_{DD} = 1.65 \text{ V to } 1.95 \text{ V } (1.8\text{-V I/O type and } 1.8\text{-V OSC I/O type}), V_{DD} = 1.65 \text{ V to } 3.60 \text{ V } (3.3/1.8\text{-V switching I/O types } 1, 2 \text{ and } 3), V_{DD} = 3.00 \text{ V to } 3.60 \text{ V } (3.3/1.8\text{-V switching I/O types } 1, 2 \text{ and } 3)$

(3.3-V I/O type) (3/4)

Item	I/O Type	Symbol	Min.	Тур.	Max.	Unit	Condition
High-level output voltage	1.8/1.2-V switching I/O type (1.2 V)	V _{OH}	0.8 × V _{DD}	_	V_{DD}	V	$I_{OH} = -1/-2/-4/-6$ mA (drive strength X1/X2/X4/X6)
	1.8/1.2-V switching I/O type (1.8 V)	V _{OH}	0.8 × V _{DD}	_	V_{DD}	V	$I_{OH} = -2/-4/-8/-12 \text{ mA}$ (drive strength X1/X2/X4/X6)
	1.8-V I/O type 1.8-V OSC I/O type	V _{OH}	$0.8 \times V_{DD}$	_	V_{DD}	V	$I_{OH} = -2/-4/-8/-12 \text{ mA}$ (drive strength X1/X2/X4/X6)
	3.3/1.8-V switching I/O type 1 (1.8 V) 3.3/1.8-V switching I/O type 2 (1.8V)	V _{OH}	0.8 × V _{DD}	_	V _{DD}	V	$I_{OH} = -1.6/-3.2/-6.4/-9.6$ mA (drive strength X1/X2/X4/X6)
	3.3/1.8-V switching I/O type 1 (3.3 V) 3.3/1.8-V switching I/O type 2 (3.3V)	V _{OH}	0.8 × V _{DD}	_	V_{DD}	V	$I_{OH} = -2/-4/-8/-12 \text{ mA}$ (drive strength $X1/X2/X4/X6$)
	3.3/1.8-V switching I/O type 3 (1.8 V)	V _{OH}	0.8 × V _{DD}	_	V_{DD}	V	$I_{OH} = -5/-6/-7/-10 \text{ mA}$ (drive strength X1/X2/X4/X6)
	3.3/1.8-V switching I/O type 3 (3.3 V)	V _{он}	$0.8 \times V_{DD}$	_	V_{DD}	V	$I_{OH} = -9/-11/-13/-18 \text{ m/s}$ (drive strength X1/X2/X4/X6)
	3.3-V I/O type	V _{OH}	0.8 × V _{DD}	_	V_{DD}	V	$I_{OH} = -2/-4/-8/-12 \text{ mA}$ (drive strength X1/X2/X4/X6)
Low-level output voltage	1.8/1.2-V switching I/O type (1.2 V)	VoL	0	_	$0.2 \times V_{DD}$	V	$I_{OL} = 1/2/4/6$ mA (drive strength X1/X2/X4/X6)
	1.8/1.2-V switching I/O type (1.8 V)	V_{OL}	0	_	$0.2 \times V_{DD}$	V	$I_{OL} = 2/4/8/12$ mA (drive strength X1/X2/X4/X6)
	1.8-V I/O type 1.8-V OSC I/O type	VoL	0	_	$0.2 \times V_{DD}$	V	$I_{OL} = 2/4/8/12$ mA (drive strength X1/X2/X4/X6)
	3.3/1.8-V switching I/O type 1 (1.8 V) 3.3/1.8-V switching I/O type 2 (1.8V)	V _{OL}	0	_	0.2 × V _{DD}	V	I _{OL} = 1.6/3.2/6.4/9.6 mA (drive strength X1/X2/X4/X6)
	3.3/1.8-V switching I/O type 1 (3.3 V) 3.3/1.8-V switching I/O type 2 (3.3V)	V _{OL}	0	_	0.2 × V _{DD}	V	$I_{OL} = 2/4/8/12$ mA (drive strength X1/X2/X4/X6)
	3.3/1.8-V switching I/O type 3 (1.8 V)	VoL	0	_	0.2 × V _{DD}	V	$I_{OL} = 5/6/7/10 \text{ mA (drive strength X1/X2/X4/X6)}$
	3.3/1.8-V switching I/O type 3 (3.3 V)	V _{OL}	0	_	0.2 × V _{DD}	V	I _{OL} = 9/11/13/18 mA (drive strength X1/X2/X4/X6)
	3.3-V I/O type	VoL	0	_	0.2 × V _{DD}	V	$I_{OL} = 2/4/8/12 \text{ mA (drive strength X1/X2/X4/X6)}$

Table 3.4-2 DC Characteristics

 V_{DD} = 1.11 V to 1.95 V (1.8/1.2-V switching I/O type), V_{DD} = 1.65 V to 1.95 V (1.8-V I/O type and 1.8-V OSC I/O type), V_{DD} = 1.65 V to 3.60 V (3.3/1.8-V switching I/O types 1, 2 and 3), V_{DD} = 3.00 V to 3.60 V (3.3-V I/O type) (4/4)

Item	I/O Type	Symbol	Min.	Тур.	Max.	Unit	Condition
Pull-up resistance	1.8/1.2-V switching I/O type*4 (1.2 V)	R _{PU}	15	_	160	kΩ	_
	1.8/1.2-V switching I/O type*4 (1.8 V)	R _{PU}	10	_	50	kΩ	_
	1.8-V I/O type*6	R_{PU}	10	_	50	kΩ	_
	3.3/1.8-V switching I/O type 1*8 (1.8 V) 3.3/1.8-V switching I/O type 2*10 (1.8 V)	R _{PU}	10	_	50	kΩ	_
	3.3/1.8-V switching I/O type 1*8 (3.3 V) 3.3/1.8-V switching I/O type 2*10 (3.3 V)	R _{PU}	10	_	100	kΩ	_
	3.3/1.8-V switching I/O type 3*12	R _{PU}	12	_	92	kΩ	_
Pull-down resistance	1.8/1.2-V switching I/O type*3 (1.2 V)	R _{PD}	15	_	160	kΩ	_
	1.8/1.2-V switching I/O type*3 (1.8 V)	R _{PD}	15	_	60	kΩ	_
	1.8-V I/O type*5	R _{PD}	15	_	60	kΩ	_
	3.3/1.8-V switching I/O type 1*7 (1.8 V) 3.3/1.8-V switching I/O type 2*9 (1.8 V)	R _{PD}	10	_	50	kΩ	_
	3.3/1.8-V switching I/O type 1*7 (3.3 V) 3.3/1.8-V switching I/O type 2*9 (3.3 V)	R _{PD}	10	_	100	kΩ	-
	3.3/1.8-V switching I/O type 3*11	R _{PD}	13		92	kΩ	_
Input capacitance	_	Cin	_	_	10	pF	

- Note 1. Only for the TRSTN pin
- Note 2. When the RIIC function is in use or the schmitt control is on
- Note 3. Only for the P20 and P21 pins (when the internal pull-down is enabled)
- Note 4. Only for the P20 and P21 pins (when the internal pull-up is enabled)
- Note 5. Only for the QBYPASS, BSCANP, MD_BOOT0, MD_BOOT3, MD_BOOT4, BOOTSELCPU, and BOOTPLLCA0 pins
- Note 6. Only for the MD_BOOT1, MD_BOOT2, BOOTPLLCA1, and MD_CLKS pins
- Note 7. Only for the WDTUDFCA, WDTUDFCM, and SCIF_RXD, SCIF_TXD, XSPI0_CS0N, XSPI0_RESET0N, XSPI0_RST00N, XSPI0_INT0N, and XSPI0_ECS0N pins (when the internal pull-down is enabled)
- Note 8. Only for the WDTUDFCA, WDTUDFCM, and SCIF_RXD, SCIF_TXD, XSPI0_CS0N, XSPI0_RESET0N, XSPI0_RSTO0N, XSPI0_INT0N, and XSPI0_ECS0N pins (when the internal pull-up is enabled)
- Note 9. When the internal pull-down is enabled
- Note 10. When the internal pull-up is enabled
- Note 11. Only for the pins other than SD0CLK, SD0RSTN, SD1CLK, ET0_PHYINTR, and ET1_PHYINTR (when the internal pull-down is enabled)
- Note 12. Only for the pins other than SD0CLK, SD0RSTN, SD1CLK, ET0_PHYINTR, and ET1_PHYINTR (when the internal pull-up is enabled)
- Note 13. Only for the P90, P91, P92, PB0, PB1, PB2, PB3, PB4, and PB5 pins (when the RIIC function is in use or the schmitt control is on)



3.5 AC Characteristics

Conditions:

VDD18 = VDD18_AWO = VDD1833_* (1.8 V mode)

VDD33 = VDD1833_* (3.3 V mode)

3.5.1 Clock Timing

Table 3.5-1 Clock Timing Table

Item	Symbol	Min.	Max.	Unit	Figures
QEXTAL clock input frequency	f_{EX}	24 -50 ppm	24 +50 ppm	MHz	Figure 3.5-1
QEXTAL clock input cycle time	t _{EXcyc}	41.67	41.67	ns	
AUDIO_EXTAL clock input frequency	f_{EX}	4	48	MHz	
AUDIO_EXTAL clock input cycle time	t _{EXcyc}	20.83	250	ns	
AUDIO_CLKB, AUDIO_CLKC clock input frequency (external clock is input)	f_{EX}	4	50	MHz	_
AUDIO_CLKB, AUDIO_CLKC clock input cycle time (external clock is input)	t _{EXcyc}	20	250	ns	_
QEXTAL clock input low-level pulse width	t _{EXL}	0.4	0.6	t _{EXcyc}	
QEXTAL clock input high-level pulse width	t _{EXH}	0.4	0.6	t _{EXcyc}	
AUDIO_EXTAL, AUDIO_CLKB, AUDIO_CLKC clock input low-level pulse width	t_{EXL}	0.45	0.55	t _{EXcyc}	
AUDIO_EXTAL, AUDIO_CLKB, AUDIO_CLKC clock input high-level pulse width	t _{EXH}	0.45	0.55	t _{EXcyc}	_
QEXTAL, AUDIO_EXTAL, AUDIO_CLKB, AUDIO_CLKC clock input rise time	t_{EXr}	_	4	ns	_
QEXTAL, AUDIO_EXTAL, AUDIO_CLKB, AUDIO_CLKC clock input fall time	t _{EXf}	_	4	ns	_
Mode hold time	t _{MDH}	_	100	ns	Figure 3.5-2
Mode setup time	t _{MDS}	_	100	ns	_




Figure 3.5-1 Clock Input Timing




Figure 3.5-2 Power-On Oscillation Settling Time

3.5.2 CMTW Timing

Table 3.5-2 CMTW Timing

Parameter			Symbol	Min.	Max.	Unit	Figure
CMTW	Input capture input pulse width	Single-edge setting	t _{CMTWICW}	1.5	_	t _{PLcyc} *1	Figure 3.5-3
		Both-edge setting		2.5	_		_

Note 1. t_{PLcyc} : PCLKL cycle




Figure 3.5-3 CMTW Input Capture Input Timing

3.5.3 POEG and GPT Trigger Timings

GPT Conditions: High-drive output is selected in the PFC register.

Table 3.5-3 POEG and GPT Trigger Timings

Parameter			Symbol	Min.	Max.	Unit	Figure
POEG	POEG input trigger pulse width		t _{POEW}	1.5	_	t _{Pcyc} *1	Figure 3.5-4
GPT	Input capture pulse width	Single edge	t _{GTICW}	1.5	_	t _{PDcyc} *2	Figure 3.5-5
		Dual edge	_	2.5	_		_

Note 1. t_{Pcyc} : POEGnx internal clock cycle (x = A to D, n = 0, 1)

Note 2. t_{PDcyc} : GPTn internal clock cycle (n = 0, 1)




Figure 3.5-4 POEG Input Trigger Timing




Figure 3.5-5 GPT Input Capture Timing

3.5.4 Watchdog Timer Access Timing

Table 3.5-4 Watchdog Timer Timing

Item	Symbol	Min.	Max.	Unit	Figures
WDTUDFCM / WDTUDFCA output time	tL	64	64	t _{P1cyc} *1	Figure 3.5-6

Note 1. t_{P1cyc} indicates WDTn loco clock (n = 0 to 3).




Figure 3.5-6 Watchdog Timer Output Timing

3.5.5 DMAC Timing

Table 3.5-5 DMAC Timing

Item	Symbol	Min.	Max.	Unit	Figures
DREQn pulse width	t _{DREQW}	20	_	t_{cyc}^{*1}	Figure 3.5-7
TENDn pulse width	t _{TENDW}	16	16	t _{PCLKcyc} *2	Figure 3.5-8

Note 1. t_{cyc} = 41.666 ns (24 MHz) Note 2. $t_{PCLKcyc}$ = 10 ns (100 MHz)




Figure 3.5-7 DMAC DREQn Timing




Figure 3.5-8 DMAC TENDn Timing

3.5.6 LPDDR4 PHY Characteristics

The LPDDR4 PHY of this LSI is compliant with the JEDEC 209-4D / JEDEC 209-4-1A standard.

3.5.7 SD Access Timing

Conditions:

 $V_{OH} = VDD33 \times 0.7\,$

 $V_{OL} = VDD33 \times 0.3\,$

C = 40 pF (3.3 V)

Drive strength: ×6

3.5.7.1 SD Access Timing (SDR 3.3-V)

Table 3.5-6 SD AC Access Timing (SDR at 3.3-V Operation)

			Default Speed Mode (25 MHz)		High Speed Mode (50 MHz)		
Item	Symbol	Min.	Max.	Min.	Max.	Unit	Figures
SDnCLK clock cycle	t _{SDCYC}	40.0	_	20.0	_	ns	Figure 3.5-9
SDnCLK clock high level width	t _{SDWH}	10	_	7	_	ns	
SDnCLK clock low level width	t _{SDWL}	10	_	7	_	ns	
SDnCLK clock rise time	t _{SDLH}	_	10	_	3	ns	
SDnCLK clock fall time	t _{SDHL}	_	10	_	3	ns	
SDnCMD,SDnDATm output delay	t _{SDODLY}	-7.5	2.5	-6.2	2.5	ns	
SDnCMD,SDnDATm input set up time	t _{SDIS}	4.0	_	4.0	_	ns	
SDnCMD,SDnDATm input hold time	t _{SDIH}	2.0	_	2.0	_	ns	
SDnCMD,SDnDATm input data width	t _{SDIDW}	_	_	_	_	ns	




Figure 3.5-9 SDHC Interface Timing (SDR 3.3-V Power Supply)

NOTE

The disclosure of other characteristics of the SD interface needs the conclusion of the following agreement.

• SD Host/Ancillary Product License Agreement (SD HALA)

For details, contact Renesas sales representatives.

3.5.8 eMMC Access Timing

Conditions:

 $V_{OH} = VDD18 \times 0.7, V_{OL} = VDD18 \times 0.3, C = 15 pF (1.8 V)$ $V_{OH} = VDD33 \times 0.7, V_{OL} = VDD33 \times 0.3, C = 30 pF (3.3 V)$

Drive strength: ×6

3.5.8.1 eMMC host interface timing (default)

Table 3.5-7 eMMC Host Interface Timing (MMC Default 3.3-V Power Supply)

Item	Symbol	Min.	Max.	Unit	Figures
SDnCLK clock cycle	t_{MMCPP}	20.0	_	ns	Figure 3.5-10
SDnCLK clock high level width	t _{MMCWH}	7	_	ns	_
SDnCLK clock low level width	t _{MMCWL}	7	_	ns	_
SDnCLK clock rise time	t _{MMCLH}	_	3	ns	_
SDnCLK clock fall time	t _{MMCHL}	_	3	ns	_
SDnCMD/SDnDATm output delay	t _{MMCODLY}	-6.2	2.5	ns	_
SDnCMD/SDnDATm input setup time	t _{MMCISU}	4.0	_	ns	
SDnCMD/SDnDATm input hold time	t _{MMCIH}	2.0	_	ns	
SDnCMD/SDnDATm input data width	t _{MMCIDW}	_		ns	

Table 3.5-8 eMMC Host Interface Timing (MMC Default 1.8-V Power Supply)

Item	Symbol	Min.	Max.	Unit	Figures
SDnCLK clock cycle	t _{MMCPP}	20.0	_	ns	Figure 3.5-10
SDnCLK clock high level width	t _{MMCWH}	7	_	ns	
SDnCLK clock low level width	t _{MMCWL}	7	_	ns	
SDnCLK clock rise time	t _{MMCLH}	_	3	ns	_
SDnCLK clock fall time	t _{MMCHL}	_	3	ns	
SDnCMD/SDnDATm output delay	t _{MMCODLY}	-4.2	1.6	ns	
SDnCMD/SDnDATm input setup time	t _{MMCISU}	1.3	_	ns	_
SDnCMD/SDnDATm input hold time	t _{MMCIH}	1.878	_	ns	_
SDnCMD/SDnDATm input data width	t _{MMCIDW}	_	_	ns	_




Figure 3.5-10 eMMC Host Interface Timing (MMC Default 1.8-V/3.3-V Power Supply)

3.5.8.2 eMMC host interface timing (HS-SDR)

NOTES

- 1. The spec of eMMC host interface timing (HS-SDR 3.3-V power supply) is the same as **Table 3.5-7**, **eMMC Host Interface Timing (MMC Default 3.3-V Power Supply)**.
- 2. The spec of eMMC host interface timing (HS-SDR 1.8V power supply) is the same as **Table 3.5-8**, **eMMC Host Interface Timing (MMC Default 1.8-V Power Supply)**.

3.5.8.3 eMMC host interface timing (HS-DDR)

Table 3.5-9 eMMC Host Interface Timing (HS-DDR 3.3-V Power Supply Operation)

		High Speed Mode (50 MHz)			
Item	Symbol	Min.	Max.	Unit	Figures
SDnCLK clock cycle	t _{SDCYC}	20.0	_	ns	Figure 3.5-11
SDnCLK clock high level width	t _{SDWH}	9.0	11.0	ns	
SDnCLK clock low level width	t _{SDWL}	9.0	11.0	ns	
SDnCLK clock rise time	t _{SDLH}	_	3.0	ns	
SDnCLK clock fall time	t _{SDHL}	_	3.0	ns	
SDnCMD output delay	t _{SDODLY}	-6.0	6.0	ns	
SDnCMD input set up time	t _{SDIS}	4.8	_	ns	
SDnCMD input hold time	t _{SDIH}	2.5	_	ns	
SDnDATm output delay	t _{SDODLY_DDR}	2.5	6.5	ns	
SDnDATm input set up time	t _{SDIS_DDR}	1.768	_	ns	
SDnDATm input hold time	t _{SDIH_DDR}	1.5	_	ns	

1 4015 3.3-10	eMMC Host Interface	1.0- V UWG QUDD	v Obelaliolii

		High Speed Mode (50 MHz)			
Item	Symbol	Min.	Max.	Unit	Figures
SDnCLK clock cycle	t _{MMCCYC}	20.0	_	ns	Figure 3.5-11
SDnCLK clock high level width	t _{MMCWH}	9.0	11.0	ns	
SDnCLK clock low level width	t _{MMCWL}	9.0	11.0	ns	
SDnCLK clock rise time	t _{MMCLH}	_	3.0	ns	
SDnCLK clock fall time	t _{MMCHL}	_	3.0	ns	
SDnCMD output delay	t _{MMCODLY}	-6.0	3.0	ns	
SDnCMD input set up time	t _{MMCIS}	4.8	_	ns	
SDnCMD input hold time	t _{MMCIH}	2.5	_	ns	
SDnDATm output delay	t _{MMCODLY_DDR}	2.5	6.5	ns	
SDnDATm input set up time	t _{MMCIS_DDR}	1.768	_	ns	
SDnDATm input hold time	t _{SMMCIH_DDR}	1.5	_	ns	




Figure 3.5-11 eMMC Host Interface (MMC Interface HS-DDR Mode 1.8/3.3-V Power Supply Selection)

3.5.8.4 eMMC host interface timing (HS200)

Table 3.5-11 eMMC Host Interface Timing (HS200 1.8-V Power Supply Operation, Output Load 15 pF)

Item	Symbol	Min.	Max.	Unit	Figures
SDnCLK clock cycle	t _{MMCPP}	5.0	10.0	ns	Figure 3.5-12
SDnCLK clock high level width	t _{MMCWH}	1.5	_	ns	
SDnCLK clock low level width	t _{MMCWL}	1.5	_	ns	<u> </u>
SDnCLK clock rise time	t _{MMCLH}	_	1.0	ns	<u> </u>
SDnCLK clock fall time	t _{MMCHL}	_	1.0	ns	
SDnCMD/SDnDATm output delay	t _{MMCODLY}	-1.7	0.9	ns	
SDnCMD/SDnDATm input setup time	t _{MMCISU}	_	_	ns	
SDnCMD/SDnDATm input hold time	t _{MMCIH}	_	_	ns	<u></u>
SDnCMD/SDnDATm input data width	t _{MMCIDW}	2.88	_	ns	<u></u>




Figure 3.5-12 eMMC Host Interface (MMC Interface HS200 Mode 1.8-V Power Supply Selection)

3.5.9 Ethernet Interface Timing

Conditions:

 $V_{OH} = VDD18 \times 0.5, \ V_{OL} = VDD18 \times 0.5, \ C = 15 \ pF \ (RGMII)$

 $V_{OH} = VDD33 \times 0.5, \ V_{OL} = VDD33 \times 0.5, \ C = 30 \ pF \ (MII)$

Drive strength: $\times 2$, $\times 4$

Table 3.5-12 Ethernet Interface Timing (n = 0, 1)

Parameter			Symbol	Min.	Max.	Unit	Figure
Ethernet	ETn_TXC_TXCLK,	1 Gbps	t _{RGMIIck}	7.2	8.8	ns	Figure 3.5-13
(RGMII)	ETn_RXC_RXCLK cycle time duration	100 Mbps	_	36	44	ns	_
	datation	10 Mbps	_	360	440	ns	
	ETn_TXC_TXCLK,	1 Gbps	_	125 - 50 ppm	125 + 50 ppm	MHz	_
	ETn_RXC_RXCLK frequency	100 Mbps	_	25 - 50 ppm	25 + 50 ppm	MHz	
		10 Mbps	_	2.5 - 50 ppm	2.5 + 50 ppm	MHz	_
	ETn_TXC_TXCLK,	1 Gbps	_	45	55	%	_
	ETn_RXC_RXCLK duty cycle	100 Mbps 10 Mbps	-	40	60	%	_
	ETn_TXC_TXCLK, ETn_TXD0 to ETn_TXD3, ETn_TXCTL_TXEN, ETn_RXC_RXCLK, ETn_RXD0 to ETn_RXD3, ETn_RXCTL_RXDV rise/fall time		t _{RGMII} , t _{RGMII}	-	0.75*1	ns	_
	ETn_TXD0 to ETn_TXD3, ETn_TXCTL_TXEN, ETn_TXC_TXCLK output skew		t _{RGMIlos}	-0.5	0.5	ns	_
	ETn_RXD0 to ETn_RXD3, ETn_RXCTL_RXDV setup time		t _{RGMIIs}	1	_	ns	_
	ETn_RXD0 to ETn_RXD3, ETn_RXCTL_RXDV hold time		t _{RGMIIh}	1	_	ns	
Ethernet	ETn_TXC_TXCLK,	100 Mbps	t _{MIIck}	40	_	ns	Figure 3.5-14
(MII)	ETn_RXC_RXCLK cycle time	10 Mbps	_	400	_	ns	
	ETn_TXC_TXCLK,	100 Mbps	_	25 - 50 ppm	25 + 50 ppm	MHz	_
	ETn_RXC_RXCLK frequency	10 Mbps		2.5 - 50 ppm	2.5 + 50 ppm	MHz	_
E	ETn_TXD0 to ETn_TXD3, ETn_TXCTL_TXEN, ETn_TXER output delay time		t _{Mlld}	0	20	ns	
	ETn_RXD0 to ETn_RXD3, ETn_RXCTL_RXDV, ETn_RXER setup time		t _{MIIs}	10	_	ns	_
	ETn_RXD0 to ETn_RXD3, ETn_RXCTL_RXDV, ETn_RXER hold time		t _{Mllh}	10	_	ns	_

Note 1. The measurement condition of t_{RGMIIr} and t_{RGMIIf} is in FIGURE 3 in Reduced Gigabit Media Independent Interface (RGMII) 12/10/2000 Version 1.3.




Figure 3.5-13 RGMII Transmission and Reception Timing (n = 0, 1)




Figure 3.5-14 MII Transmission and Reception Timing (n = 0, 1)

3.5.10 USB 3.2 PHY Characteristics

The USB3 PHY of this LSI is compliant with the following USB 3.2 Gen2x1 standard:

Universal Serial Bus 3.2 Specification

3.5.11 USB 2.0 PHY Characteristics

The USB2 PHY of this LSI is compliant with the following USB 2.0 standard:

Universal Serial Bus 2.0 Specification

3.5.12 PCI Express PHY Characteristics

The PCI Express PHY of this LSI is compliant with the following PCIe standard:

Revision 4.0 of the PCI Express® Base Specification for Gen1/Gen 2/ Gen 3

3.5.13 xSPI Timing

Conditions:

• Single-end clock

$$\begin{split} V_{OH} &= VDD18 \times 0.8, \, V_{OL} = VDD18 \times 0.2, \, C = 15 \; pF \; (1.8 \; V) \\ V_{OH} &= VDD33 \times 0.8, \, V_{OL} = VDD33 \times 0.2, \, C = 15 \; pF \; (3.3 \; V) \end{split}$$

• Data

$$\begin{split} V_{OH} &= VDD18 \times 0.8, \, V_{OL} = VDD18 \times 0.2, \, C = 15 \; pF \; (1.8 \; V) \\ V_{OH} &= VDD33 \times 0.8, \, V_{OL} = VDD33 \times 0.2, \, C = 15 \; pF \; (3.3 \; V) \end{split}$$

Drive strength: ×6

Table 3.5-13 xSPI Timing (1/2)

			1	.8V	3.3V			
Parameter		Symbol	Min.	Max.	Min.	Max.	Unit	Figure
Cycle time	SDR	t _{PERIOD}	7.5	_	12.5	_	ns	Figure 3.5-15
	DDR		7.5	_	12.5	_	ns	1
Clock output slew	rate	t _{SRck}	0.75 / 0.56*1	_	1.03	_	V/ns	1
Clock duty cycle di	stortion	t _{CKDCD}	0.0	$t_{PERIOD} \times 0.05$	0.0	t _{PERIOD} × 0.05	ns	1
Clock minimum pu	lse width	t _{CKMPW}	$t_{PERIOD} \times 0.45$	_	$t_{PERIOD} \times 0.45$	_	ns	1
Differential clock co	rossing	V _{OX(AC)}	0.4 × VDD18	0.6 × VDD18	_	_	V	
DS duty cycle disto	ortion	t _{DSDCD}	0.0	$t_{PERIOD} \times 0.04$	0.0	$t_{PERIOD} \times 0.04$	ns	
DS minimum pulse	width	t _{DSMPW}	$t_{PERIOD} \times 0.41$	_	$t_{PERIOD} \times 0.41$	_	ns	1
Data input/output s	lew rate	t _{SR}	0.75 / 0.56*1	_	1.03	_	V/ns	
Data input setup time (to CK)	SDR	t _{SU}	2.0	_	2.4	_	ns	Figure 3.5-16
Data input hold time (to CK)		t _H	1.0		1.0	_	ns	
Data output delay time		t _{OD}	_	1.6*2	_	1.8*2	ns	
Data output hold time		t _{OH}	-1.5	_	-2.3	_	ns	
Data output buffer off time		t _{BOFF}	-1.5	_	-2.3	_	ns	
Data input setup time (to DS)	DDR*2	t _{SU}	-0.6 / -0.8*1	_	-0.6 / -0.8*1	_	ns	Figure 3.5-17, Figure 3.5-18
Data input hold time (to DS)		t _H	$t_{PERIOD} \times 0.41$ - 0.6 / $t_{PERIOD} \times 0.41$ - 0.8*1	_	$t_{PERIOD} \times 0.41$ - 0.6 / $t_{PERIOD} \times 0.41$ - 0.8*1	_	ns	
Data output setup time (to CK)		t _{SUO}	0.6 / 1.0*1,*4	-	1.0	_	ns	
Data output hold time (to CK)		t _{HO}	0.6 / 1.0*1,*4	_	1.0	_	ns	
CS low to clock hig	jh	t _{CSLCKH}	6.0 / 8.0*1,*3	_	8.0*3	_	ns	Figure 3.5-16
Clock low to CS high		t _{CKLCSH}	6.0 / 8.0*1	_	8.0	_	ns	to Figure 3.5-18
CS high time		t _{CSTD}	1	16	1	16	t _{PERIOD}	

Table 3.5-13 xSPI Timing (2/2)

		1.8V		3.3	3V		
Parameter	Symbol	Min.	Max.	Min.	Max.	Unit	Figure
DS low to CS high	t _{DSLCSH}	6.0 / 8.0*1	_	10.6	_	ns	Figure 3.5-19
CS high to DS Tri-state	t _{CSHDST}	0.0	t _{PERIOD}	0.0	t _{PERIOD}	ns	
CS low to DS low*5	t _{CSLDSL}	0.0	12.5*6	0.0	17.4* ⁶	ns	
DS Tri-state to CS low	t _{DSTCSL}	0.0	_	0.0	_	ns	

Note: CK: XSPI0_CKP (XSPI0_CKN)

DS: XSPI0_DS

CS: XSPI0_CS0N, XSPI0_CS1N

Note 1. Specification at 133 MHz / Specification at 100 MHz

Note 2. These are values when the OEN assertion is extended.

Note 3. These are the values when the CS assertion is extended.

Note 4. The standard value for xSPI266 is 0.8 ns.

Note 5. If the DS is high during the command & modifier phase when using JESD251 Profile 2.0 memory, the time from CS low to DS high must also meet this specification.

Note 6. When using JESD251 Profile 1.0 memory or JESD251 Profile 2.0 memory with Latency mode set to 0, this constraint does not apply if the internal pull-down resistor of the DS pin is enabled.




Figure 3.5-15 xSPI Clock / DS Timing




Figure 3.5-16 SDR Transmission and Reception Timing (1S-1S-1S, 1S-2S-2S, 2S-2S-2S, 1S-4S-4S, 4S-4S-4S)




Figure 3.5-17 DDR Transmission and Reception Timing (4S-4D-4D, 8D-8D-8D)




Figure 3.5-18 DDR Transmission and Reception Timing (HyperRAM write)




Figure 3.5-19 DS to CS Signal Timing

3.5.14 Serial Communications Interface (RSCI) Access Timing

Conditions:

 $V_{OH} = VDD18 \times 0.5, V_{OL} = VDD18 \times 0.5, C = 30 \text{ pF } (1.8 \text{ V})$

 $V_{OH} = VDD33 \times 0.5, V_{OL} = VDD33 \times 0.5, C = 30 \text{ pF } (3.3 \text{ V})$

Drive strength: ×2, ×4 (However, ×6 only for SCL (P93) and SDA (P92) of RSCI0 in simple I2C mode)

Table 3.5-14 RSCI Timing (1/2)

Parameter			Symbol	Min.	Max.	Unit	Figure
RSCI	Input clock cycle		t _{Scyc}	4	_	$t_{PSCIcyc}$	Figure 3.5-20
(Asynchronous)	Input clock pulse width	t _{SCKW}	0.4	0.6	t _{Scyc}		
	Input clock rise time		t _{SCKr}	_	3	ns	
	Input clock fall time		t _{SCKf}	_	3	ns	_
	Output clock cycle		t _{Scyc}	6	_	t _{PSCIcyc}	
	Output clock pulse wid	th	t _{SCKW}	0.4	0.6	t_{Scyc}	
	Output clock rise time	$V_{DD1833} = 1.8 \text{ V}$	t _{SCKr}	_	6.18*2	ns	
		$V_{DD1833} = 3.3 \text{ V}$		_	7.9*2	ns	- - -
	Output clock fall time	$V_{DD1833} = 1.8 \text{ V}$	t _{SCKf}	_	6.18*2	ns	
		$V_{DD1833} = 3.3 \text{ V}$	_	_	7.9*2	ns	
RSCI (Simple	SDA input rise time	t _{Sr}	_	1000	ns	Figure 3.5-21	
I2C, Standard mode)	SDA input fall time	t _{Sf}	_	300	ns		
mode)	SCL, SDA input spike	t _{SP}	0	2 × NFcyc*1	ns		
	Data input setup time		t _{SDAS}	250	_	ns	_
	Data input hold time		t _{SDAH}	0	_	ns	
	SCL, SDA capacitive le	oad	C _b	_	400	pF	
RSCI (Simple	SDA input rise time		t _{Sr}	_	300	ns	Figure 3.5-21
I2C, Fast mode)	SDA input fall time		t _{Sf}	_	300	ns	
	SCL, SDA input spike	t _{SP}	0	2 × NFcyc*1	ns		
	Data input setup time	t _{SDAS}	100		ns	_	
	Data input hold time	t _{SDAH}	0		ns	_	
	SCL, SDA capacitive le	Сь	_	400	pF		

Table 3.5-15 RSCI Timing (2/2)

Parameter			Symbol	Min.	Max.	Unit	Figure
RSCI (Clock sync,	SCK output clock cycle (ma	ister)	t _{SPcyc}	4	65536	t _{PSClcyc}	Figure 3.5-22 to
Simple SPI)	SCK input clock cycle (slave	e)	= 	4	65536	t _{PSClcyc}	Figure 3.5-27
	SCK clock high-level pulse	t _{SPCKWH}	0.4	0.6	t _{SPcyc}	_	
	SCK clock low-level pulse v	vidth	t _{SPCKWL}	0.4	0.6	t _{SPcyc}	_
	Input clock rise time		t _{SPCKR}	_	3	ns	_
	Input clock fall time	t _{SPCKF}	_	3	ns	_	
	Output clock rise time	$V_{DD1833} = 1.8 \text{ V}$	t _{SPCKR}	_	6.18*2	ns	_
		$V_{DD1833} = 3.3 \text{ V}$	_	_	7.9*2	ns	_
	Output clock fall time	$V_{DD1833} = 1.8 \text{ V}$	t _{SPCKF}	_	6.18*2	ns	_
		$V_{DD1833} = 3.3 \text{ V}$	_	_	7.9*2	ns	_
	Data input setup time	Internal clock	t _{SU}	7	_	ns	_
		External clock	_	3	_	ns	_
	Data input hold time	Internal clock	t _H	3	_	ns	_ _
		External clock	_	3	_	ns	
	Data output delay time	Internal clock	t _{OD}	_	3	ns	
		External clock	_	_	12	ns	_
	Data output hold time	Internal clock	t _{OH}	-3	_	ns	_
		External clock	_	0	_	ns	_
	Data rise/fall time	$V_{DD1833} = 1.8 \text{ V}$	t_{DR}, t_{DF}	_	6.18*2	ns	_
		$V_{DD1833} = 3.3 \text{ V}$	_	_	7.9*2	ns	_
	Slave access time	Internal clock	t _{SA}	_	$3 \times t_{PSClcyc} + 12$	ns	_
		External clock		_	$3 \times t_{PSClcyc} + 12$	ns	_
	Slave output release time	Internal clock	t _{REL}		$3 \times t_{PSClcyc} + 12$	ns	_
		External clock		_	$3 \times t_{PSClcyc} + 12$	ns	_
RSCI (Simple	SS input setup time		t_{LEAD}	1	_	t_{SPcyc}	Figure 3.5-22 to
SPI)	SS input hold time		t _{LAG}	1	_	t _{SPcyc}	Figure 3.5-27
	SS input rise/fall time		t _{SSR} , t _{SSF}	_	3	ns	_

Note: $t_{PSCloyc}$: RSCIn operating clock cycle (n = 0 to 9)

Note 1. NFcyc = $4p \times 2q - 1 \times t_{PSClcyc}$

p: Common Control Register 2 set value (p = 0, 1, 2, 3)

q: Common Control Register 1 set value (q = 1, 2, 3, 4)

Note 2. Output transition time from 20% to 80%




Figure 3.5-20 SCK Clock Input/Output Timing




Figure 3.5-21 RSCI Simple I2C Mode Timing




Figure 3.5-22 RSCI Input/Output Timing in Clock Synchronous Mode




Figure 3.5-23 RSCI Simple SPI Mode Clock Timing




Figure 3.5-24 RSCI Simple SPI Mode Timing for Master when CPHA = 0




Figure 3.5-25 RSCI Simple SPI Mode Timing for Master when CPHA = 1




Figure 3.5-26 RSCI Simple SPI Mode Timing for Slave when CPHA = 0




Figure 3.5-27 RSCI Simple SPI Mode Timing for Slave when CPHA = 1

3.5.15 Renesas Serial Peripheral Interface (RSPI) Access Timing

Conditions:

 $V_{OH} = VDD18 \times 0.5, \ V_{OL} = VDD18 \times 0.5, \ C = 30 \ pF \ (1.8 \ V)$

 $V_{OH} = VDD33 \times 0.5, \ V_{OL} = VDD33 \times 0.5, \ C = 30 \ pF \ (3.3 \ V)$

Drive strength: ×6

Table 3.5-16 RSPI Timing (1/2)

Parameter		Symbol	Min.*1	Max.*1	Unit	Figure	
RSPCK clock cycle	Master	t _{SPcyc}	4	4096	t _{SPIcyc}	Figure 3.5-28	
	Slave	<u> </u>	4	4096	t _{SPIcyc}		
RSPCK clock high-level pulse width	Master	t _{SPCKWH}	$(t_{SPCyc} - t_{SPCKr} - t_{SPCKf})/2 - 2.5$	_	ns		
	Slave	<u> </u>	1	_	t _{SPIcyc}		
RSPCK clock low-level pulse width	Master	t _{SPCKWL}	$(t_{SPCyc} - t_{SPCKr} - t_{SPCKf})/2 - 2.5$	_	ns		
	Slave	<u> </u>	1	_	t _{SPIcyc}		
RSPCK clock rise/fall time	Output	t _{SPCKr} ,	_	3* ⁵	ns		
	Input	t _{SPCKf}	_	3* ⁵	ns		
Data input setup time	Master	t _{SU}	5	_	ns	Figure 3.5-29 to Figure 3.5-35	
	Slave		3	_	ns		
Data input hold time	Master	t _H	3	_	ns		
	Slave	<u> </u>	3	_	ns	_	
SSL setup time	Master	t _{LEAD}	N × t _{SPcyc} - 3*2	$N \times t_{SPcyc} + 3^{*2}$	ns	Figure 3.5-29 to Figure 3.5-32	
	Slave		5	_	t _{SPIcyc}		
SSL hold time	Master	t _{LAG}	N × t _{SPcyc} - 3*3	$N \times t_{SPcyc} + 3^{*3}$	ns		
	Slave	<u> </u>	5	_	t _{SPIcyc}		
Continuous transmission delay	Master	t _{TD}	$t_{SPcyc} + 2 \times t_{SPlcyc}$	8 × t _{SPcyc} + 2 × t _{SPlcyc}	ns	_	
	Slave	<u> </u>	$t_{SPcyc} + 5 \times t_{SPlcyc}$	_	ns	_	
TI-SSP SS input setup time		t _{TISS}	3	_	ns	Figure 3.5-33 to	
TI-SSP SS input hold time		t _{TISH}	3	_	ns	Figure 3.5-35	
TI-SSP next access time		t _{TIND}	M* ⁴	_	t _{SPIcyc}		
TI-SSP Master SS output delay		t _{TISSOD}	-3	3	ns	_	
TI-SSP Master OE delay 1		t _{TIMOED1}	_	2	ns	_	
TI-SSP Master OE delay 2		t _{TIMOED2}	_	2	ns	_	
TI-SSP Slave OE delay 1		t _{TISOED1}	_	7.5	ns	_	
TI-SSP Slave OE delay 2		t _{TISOED2}	_	7.5	ns	_	
SSL Activation to Data Output Delay		t _{OD1}	_	3	ns	Figure 3.5-29	
Data output delay time	Master	t _{OD}	_	3	ns	Figure 3.5-29 to Figure 3.5-35	
	Slave	_	_	7.5	ns		
Data output hold time	Master	t _{OH}	-3	_	ns		
	Slave	_	3	_	ns		
MOSI, MISO rise/fall time	Output	t _{Dr} , t _{Df}	_	3* ⁵	ns	_	
	Input		_	1	μs		
SSL rise/fall time	Output	t _{SSLr} , t _{SSLf}	_	3* ⁵	ns	Figure 3.5-29,	
	Input	_	_	1	μs	Figure 3.5-30	

Table 3.5-16 RSPI Timing (2/2)

Parameter	Symbol	Min.*1	Max.*1	Unit	Figure
Slave access time	t _{SA}	_	8	ns	Figure 3.5-31,
Slave output release time	t _{REL}	_	8	ns	Figure 3.5-32

Note 1. t_{SPIcyc} : RSPIn peripheral clock cycle

Note 2. N: SPI Clock Delay Register set value + 1 (1 to 8)

Note 3. N: SPI Slave Select Negation Delay Register set value + 1 (1 to 8)

Note 4. M: SPI Slave Select Negation Delay Register] set value + 2 (2 to 9)

Note 5. Output transition time from 20% to 80%




Figure 3.5-28 RSPI Clock Timing




Figure 3.5-29 RSPI Timing (Master, Motorola RSPI, CPHA = 0)




Figure 3.5-30 RSPI Timing (Master, Motorola RSPI, CPHA = 1)




Figure 3.5-31 RSPI Timing (Slave, Motorola RSPI, CPHA = 0)




Figure 3.5-32 RSPI Timing (Slave, Motorola RSPI, CPHA = 1)




Figure 3.5-33 RSPI Timing (Master, TI SSP)




Figure 3.5-34 RSPI Timing (Slave, TI-SSP, with delay in burst transfer)




Figure 3.5-35 RSPI Timing (Slave, TI-SSP, without delay in burst transfer)

3.5.16 Renesas IIC Bus Interface (RIIC) Access Timing

Conditions: $V_{OL} = 0.4 \text{ V}$

Drive strength: ×6

Table 3.5-17 RIIC Timing

Parameter		Symbol	Min.*1,*2	Max.*1,*2	Unit	Figure	
RIIC	SCL input cycle time	t _{SCL}	6(12) × t _{IICcyc} + 1300	_	ns	Figure 3.5-36	
(Standard- mode)	SCL input high-level pulse width	t _{SCLH}	$3(6) \times t_{IICcyc} + 300$	_	ns		
mode)	SCL input low-level pulse width	t _{SCLL}	$3(6) \times t_{IICcyc} + 300$	_	ns		
	SCL, SDA input rise time	t _{sr}	_	1000	ns		
	SCL, SDA input fall time	t _{sf}	_	300	ns		
	SCL, SDA input spike pulse removal time	t _{SP}	0	$1(4) \times t_{IICcyc}$	ns		
	SDA input bus free time	t _{BUF}	3(6) × t _{IICcyc} + 300	_	ns		
	Start condition input hold time	t _{STAH}	t _{IICcyc} + 300	_	ns	<u>—</u>	
	Restart condition input setup time	t _{STAS}	1000	_	ns	<u>—</u>	
	Stop condition input setup time	t _{STOS}	1000	_	ns	_	
	Data input setup time	t _{SDAS}	t _{IICcyc} + 50	_	ns	<u> </u>	
	Data input hold time	t _{SDAH}	0	_	ns	<u> </u>	
	SCL, SDA capacitive load	C _b	_	400	pF	<u> </u>	
RIIC (Fast-	SCL input cycle time	t _{SCL}	6(12) × t _{IICcyc} + 600	_	ns	Figure 3.5-36	
mode)	SCL input high-level pulse width	t _{SCLH}	3(6) × t _{IICcyc} + 300	_	ns	<u> </u>	
	SCL input low-level pulse width	t _{SCLL}	3(6) × t _{IICcyc} + 300	_	ns		
	SCL, SDA input rise time	t _{sr}	*4	300	ns		
	SCL, SDA input fall time	t _{sf}	*4	300	ns		
	SCL, SDA input spike pulse removal time	t _{SP}	0	1(4) × t _{IICcyc}	ns	_	
	SDA input bus free time	t _{BUF}	3(6) × t _{IICcyc} + 300	_	ns	_	
	Start condition input hold time	t _{STAH}	t _{IICcyc} + 300	_	ns		
	Restart condition input setup time	t _{STAS}	300	_	ns		
	Stop condition input setup time	t _{STOS}	300	_	ns		
	Data input setup time	t _{SDAS}	t _{IICcyc} + 50	_	ns		
	Data input hold time	t _{SDAH}	0	_	ns		
	SCL, SDA capacitive load*3	Сь	_	400	pF		
RIIC (Fast-	SCL input cycle time	t _{SCL}	6(12) × t _{IICcyc} + 240	_	ns	Figure 3.5-36	
mode Plus)	SCL input high-level pulse width	t _{SCLH}	3(6) × t _{IICcyc} + 120	_	ns	<u> </u>	
	SCL input low-level pulse width	t _{SCLL}	3(6) × t _{IICcyc} + 120	_	ns	<u> </u>	
	SCL, SDA input rise time	t _{sr}	<u>*</u> *4	120	ns	_	
	SCL, SDA input fall time	t _{sf}	*4	120	ns	<u> </u>	
	SCL, SDA input spike pulse removal time	t _{SP}	0	1(4) × t _{IICcyc}	ns		
	SDA input bus free time	t _{BUF}	3(6) × t _{IICcyc} + 120	_	ns		
	Start condition input hold time	t _{STAH}	t _{IICcyc} + 300	_	ns		
	Restart condition input setup time	t _{STAS}	300	_	ns		
	Stop condition input setup time	t _{STOS}	300	_	ns		
	Data input setup time	t _{SDAS}	t _{IICcyc} + 50	_	ns		
	Data input hold time	t _{SDAH}	0	_	ns		
						_	

Note 1. t_{IICcyc} : RIIC internal reference clock (IIC ϕ) cycle

- Note 2. The values outside parentheses apply when the digital noise filter stage is 1 clock cycle while the digital filter is enabled. The values within parentheses apply when the digital noise filter stage is 4 clock cycle while the digital filter is enabled.
- Note 3. C_b is the total capacitance of the bus lines.
- Note 4. The minimum values are not specified for t_{sr} and t_{sf} in Fast-mode or Fast-mode Plus.




Figure 3.5-36 RIIC Bus Interface Input/Output Timing

3.5.17 I3C Timing

Conditions: $V_{OH} = VDD1218_I3C \times 0.5$, $V_{OL} = VDD1218_I3C \times 0.5$, $C = 30 \ pF \ (1.2 \ V \ or \ 1.8 \ V)$

Drive strength: ×6

Table 3.5-18 I3C Timing

Parameter		Symbol	Min.*1	Max.	Unit	Figure
IIC (Standard	SCL3n cycle time	t _{SCL}	$4(36) \times t_{IICcyc} + 4 \times t_{Pcyc} + 1300$		ns	Figure 3.5-37
mode, SMBus)	SCL3n high-level pulse width	t _{SCLH}	$2(18) \times t_{IICcyc} + 2 \times t_{Pcyc} + 300$	_	ns	
Cinibao)	SCL3n low-level pulse width	t _{SCLL}	$2(18) \times t_{IICcyc} + 2 \times t_{Pcyc} + 800$	_	ns	
	SCL3n, SDA3n rise time	t _{Sr}	_	1000	000 ns	
	SCL3n, SDA3n fall time	t _{Sf}	_	300	ns	
	SCL3n, SDA3n spike pulse removal time	t _{SP}	0	$1(16) \times t_{IICcyc}$	ns	
	SDA3n bus free time	t _{BUF}	$3(20) \times t_{IICcyc} + 300$	_	ns	<u></u>
	Hold time for START condition	t _{STAH}	t _{IICcyc} + 300	_	ns	
	Setup time for repeated START condition	t _{STAS}	1000	_	ns	
	Setup time for STOP condition	t _{STOS}	1000	_	ns	
	Data setup time	t _{SDAS}	t _{IICcyc} + 50	_	ns	
	Data hold time	t _{SDAH}	0	_	ns	
	SCL3n, SDA3n capacitive load	Сь	_	400	pF	
IIC (Fast	SCL3n cycle time	t _{SCL}	$4(36) \times t_{IICcyc} + 4 \times t_{Pcyc} + 600$	_	ns	Figure 3.5-37
mode)	SCL3n high-level pulse width	t _{SCLH}	$2(18) \times t_{IICcyc} + 2 \times t_{Pcyc} + 300$	_	ns	
	SCL3n low-level pulse width	t _{SCLL}	$2(18) \times t_{IICcyc} + 2 \times t_{Pcyc} + 300$	_	ns	
	SCL3n, SDA3n rise time	t _{Sr}	_	300	ns	
	SCL3n, SDA3n fall time	t _{Sf}	_	300	ns	
	SCL3n, SDA3n spike pulse removal time	t _{SP}	0	$1(16) \times t_{IICcyc}$	ns	_
	SDA3n bus free time	t _{BUF}	3(20) × t _{IICcyc} + 300	_	ns	<u>—</u>
	Hold time for START condition	t _{STAH}	t _{IICcyc} + 300	_	ns	_
	Setup time for repeated START condition	t _{STAS}	300	_	ns	
	Setup time for STOP condition	t _{STOS}	300	_	ns	_
	Data setup time	t _{SDAS}	t _{IICcyc} + 50	_	ns	<u> </u>
	Data hold time	t _{SDAH}	0	_	ns	<u> </u>
	SCL3n, SDA3n capacitive load	Сь	_	400	pF	_

Note 1. t_{IICcyc} : I3C internal reference clock (I3C ϕ) cycle, t_{Pcyc} : I3C_0_TCLK cycle Values in parentheses apply when the digital noise filter stage is 16 clock cycle while the digital filter is enabled.

Table 3.5-19 IIC Timing (Fast-mode+)

Parameter		Symbol	Min.*1	Max.	Unit	Figure
IIC (Fast-	SCL3n cycle time	t _{SCL}	$4(26) \times t_{IICcyc} + 4 \times t_{Pcyc} + 240$	_	ns	Figure 3.5-37
mode+)	SCL3n high-level pulse width	t _{SCLH}	$2(18) \times t_{IICcyc} + 2 \times t_{Pcyc} + 120$	_	ns	_
	SCL3n low-level pulse width	t _{SCLL}	2(18) x t _{IICcyc} + 2 x t _{Pcyc} + 120	_	ns	_
	SCL3n, SDA3n rise time	t _{Sr}	_	120	ns	_
	SCL3n, SDA3n fall time	t _{Sf}	_	120	ns	_
	SCL3n, SDA3n spike pulse removal time	t _{SP}	_	$1(16) \times t_{IICcyc}$	ns	-
	SDA3n bus free time	t _{BUF}	3(20) x t _{IICcyc} + 120	_	ns	_
	Hold time for START condition	t _{STAH}	t _{IICcyc} + 135	_	ns	-
	Setup time for repeated START condition	t _{STAS}	260	_	ns	-
	Setup time for STOP condition	t _{stos}	260	_	ns	_
	Data setup time	t _{SDAS}	50	_	ns	_
	Data hold time	t _{SDAH}	0	_	ns	_
	SCL3n, SDA3n capacitive load	C _b	_	550	pF	

Note 1. t_{IICcyc} : I3C internal reference clock (I3C ϕ) cycle, t_{Pcyc} : I3C_0_TCLK cycle Values in parentheses apply when the digital noise filter stage is 16 clock cycle while the digital filter is enabled.

Table 3.5-20 IIC Timing (HS mode)

			Cb = 100 pF		Cb = 400 pF			
Parameter		Symbol	Min.*1	Max.	Min.*1	Max.	Unit	Figure
IIC (HS mode)	SCL3n cycle time	tscL	3(36) × t _{IICcyc} + 4 × t _{Pcyc} + 240	_	3(36) × t _{IICcyc} + 4 × t _{Pcyc} + 240	_	ns	Figure 3.5-37
	SCL3n high-level pulse width	t _{SCLH}	2(18) × t _{IICcyc} + 2 × t _{Pcyc} + 120	_	2(18) × t _{IICcyc} + 2 × t _{Pcyc} + 120	_	ns	
width SCL3n ris SCL3n ris repeated condition acknowle	SCL3n low-level pulse width	t _{SCLL}	2(18) × t _{IICcyc} + 2 × t _{Pcyc} + 120	_	2(18) × t _{IICcyc} + 2 × t _{Pcyc} + 120	_	ns	
	SCL3n rise time	tsr	_	40	_	80	ns	
	SCL3n rise time after a repeated START condition and after an acknowledge bit	tsr	_	80	_	160	ns	
	SDA3n rise time	t _{Sr}	_	80	_	160	ns	
	SCL3n fall time	tsf	_	40	_	80	ns	
	SDA3n fall time	tsf	_	80	_	160	ns	
	SCL3n, SDA3n spike pulse removal time	t _{SP}	0	1(16) × t _{IICcyc}	0	1(16) × t _{IICcyc}	ns	
	Hold time for START condition	tstah	t _{IICcyc} + 135	_	t _{IICcyc} + 135	_	ns	
	Setup time for repeated START condition	t _{STAS}	160	_	160	_	ns	
•	Setup time for STOP condition	tstos	160	_	160	_	ns	
	Data setup time	t _{SDAS}	10	_	10	_	ns	
	Data hold time	t _{SDAH}	0	80	0	150	ns	
	SCL3n, SDA3n capacitive load	Сь	_	100	_	400	pF	

Note 1. t_{IICcyc} : I3C internal reference clock (I3C ϕ) cycle, t_{Pcyc} : I3C_0_TCLK cycle Values in parentheses apply when the digital noise filter stage is 16 clock cycle while the digital filter is enabled.

Note 2. The maximum SCL clock frequency is 1.7 MHz.




Figure 3.5-37 I3C Bus Interface Input/Output Timing

Table 3.5-21 I3C Timing (Open Drain Timing Parameters)

Parameter		Symbol	Min.*1	Max.	Unit	Figure	Notes
SCL3n clock Lov	w period	t _{LOW_OD}	200	_	ns	Figure 3.5-40	1, 2
		t _{DIG_OD_L}	t _{LOW_ODmin} + t _{fDA_ODmin}	_		Figure 3.5-40	_
SCL3n clock Hig	n period	t _{HIGH}	_	41	ns	Figure 3.5-40	3, 4
		t _{DIG_H}	36 (when 1.8 V) 40 (when 1.2 V)	t _{HIGH} + t _{CF}	ns	Figure 3.5-40	_
SDA3n signal fal	II time	t _{fDA_OD}	t _{CF}	33	ns	Figure 3.5-40	_
SDA3n data	V _{DD1218} = 1.8 V	t _{SU_OD}	12	_	ns	Figure 3.5-39,	1
setup time open						Figure 3.5-40	
drain mode	V _{DD1218} = 1.2 V	_	13.9	_	ns	Figure 3.5-39,	
						Figure 3.5-40	
Clock after STAF	RT (S) condition	$t_{\sf CAS}$	38.4	For ENTAS0: 1 µ	seconds Figure 3.5-40		5, 6
				For ENTAS1: 100 µ	_		
				For ENTAS2: 2 m	_		
				For ENTAS3: 50 m	_		
Clock before ST	OP (P) condition	t _{CBP}	t _{CASmin} /2	_	seconds	Figure 3.5-41	_
Current master t master overlap ti handoff	•	t _{MMOverlap}	t _{DIG_OD_Lmin}	_	ns	Figure 3.5-46	_
Bus available co	ndition	t _{AVAL}	1	_	us		7
Bus idle conditio	n	t _{IDLE}	1	_	ms		
Time internal wh		t _{MMLock}	t _{AVALmin}	_	us	Figure 3.5-46	_

- Note 1. This is approximately equal to t_{LOWmin} + $t_{\text{DS_ODmin}}$ + $t_{\text{rDA_ODtyp}}$ + $t_{\text{SU_ODmin}}$.
- Note 2. The Master may use a shorter Low period if it knows that this is safe, i.e., that SDA is already above VIH.
- Note 3. This is based on $t_{\text{SPIKE}}, \, \text{rise}$ and fall times, and interconnect.
- Note 4. This maximum High period may be exceeded when the signals can be safely seen by Legacy I²C Devices, and/or in consideration of the interconnect (e.g., a short bus).
- Note 5. On a Legacy Bus where I2C Devices need to see Start.
- Note 6. Slaves that do not support the optional ENTASx CCCs shall use the t_{CAS} Max value shown for ENTAS3
- Note 7. On a Mixed Bus with Fm Legacy I2C Devices, t_{AVAL} is 300 ns shorter than the Fm Bus Free Condition time (t_{BUF})

Table 3.5-22	I3C Timina	(Push-Pull	Timina F	Parameters for SDR)

Parameter		Symbol	Min.*1	Max.	Unit	Figure	Notes
SCL3n clock	V _{DD1218} = 1.8 V	t _{SCL}	0.01	12.5	MHz	_	1
frequency	V _{DD1218} = 1.2 V		0.01	12.39	MHz	_	_
SCL3n clock Low peri	iod	t _{LOW}	24	_	ns	Figure 3.5-38	_
		t _{DIG_L}	32	_	ns	Figure 3.5-38	2, 4
SCL3n clock High per	riod for Mixed Bus	t _{HIGH}	24	_	ns	Figure 3.5-38	_
		t _{DIG_H}	32	45	ns	Figure 3.5-38	2, 3
SCL3n clock High per	riod	t _{HIGH}	24	_	ns	Figure 3.5-38	_
		t _{DIG_H}	32	45	ns	Figure 3.5-38	2
Clock in to data out	V _{DD1218} = 1.8 V	t _{SCO}	_	12	ns	Figure 3.5-43	_
for a slave	V _{DD1218} = 1.2 V		_	12.7	ns		
SCL3n clock rise time		t _{CR}	_	150 × 1/f _{SCL} (capped at 60)	ns	Figure 3.5-38	_
SCL3n clock fall time		t _{CF}	_	150 × 1/f _{SCL} (capped at 60)	ns	Figure 3.5-38	_
SDA3n signal data	Master	t _{HD_PP}	t _{CR} + 3 and t _{CF} + 3	_	_	Figure 3.5-42	4
hold in push-pull mode	Slave	_	0	_	_	Figure 3.5-44	_
SDA3n signal data	V _{DD1218} = 1.8 V	t _{SU_PP}	12	N/A	ns	Figure 3.5-42,	_
setup in push-pull mode	V _{DD1218} = 1.2 V	_	13.9	N/A	ns	— Figure 3.5-43, Figure 3.5-44	
Clock after repeated S	START (Sr)	t _{CASr}	t _{CASmin}	N/A	ns	Figure 3.5-45	_
Clock before repeated	d START (Sr)	t _{CBSr}	t _{CASmin} /2	N/A	ns	Figure 3.5-45	_
Capacitive load per bus line (SDA3n / SCL3n)		C _b	_	50	pF	_	_

- Note 1. $FSCL = 1/(t_{DIG_L} + t_{DIG_H})$
- Note 2. t_{DIG_L} and t_{DIG_H} are the clock Low and High periods as seen at the receiver end of the I3C Bus using VIL and VIH (see **Figure 3.5-38**)
- Note 3. When communicating with an I3C Device on a mixed bus, the t_{DIG_H_MIXED} period must be constrained in order to make sure that I²C Devices do not interpret I3C signaling as valid I²C signaling.
- Note 4. As both edges are used, the hold time must be satisfied for the respective edges, for example, t_{CF} + 3 for falling edge clocks, and t_{CR} + 3 for rising edge clocks.




Figure 3.5-38 $t_{\mbox{\scriptsize DIG_H}}$ and $t_{\mbox{\scriptsize DIG_L}}$




Figure 3.5-39 I3C Data Transfer - ACK by Slave




Figure 3.5-40 I3C START Condition Timing




Figure 3.5-41 I3C STOP Condition Timing




Figure 3.5-42 I3C Master Out Timing




Figure 3.5-43 I3C Slave Out Timing




Figure 3.5-44 Master SDR Timing




Figure 3.5-45 T-Bit When Master Ends Read with Repeated START and STOP




Figure 3.5-46 I3C Timing

3.5.18 CANFD Interface Access Timing

Table 3.5-23 CANFD Interface Timing

			CAN		CANFD			
Parameter		Symbol	Min.	Max.	Min.	Max.	Unit	Figures
CANFD	Internal delay time	t _{node} *1	_	100	_	50	ns	Figure 3.5-47
	Transmission rate	_	_	1	_	8	Mbps	

Note 5. Internal delay time (t_{node}) = Internal transmission delay time (t_{output}) + Internal reception delay time (t_{input})




Figure 3.5-47 CANFD Interface Condition

3.5.19 A/D Converter Access Timing

Table 3.5-24 A/D Converter Trigger Timing

Parameter		Symbol	Min.	Max.	Unit*1	Figure
A/D converter A/D converter trigger input pulse width	ADTRG	t _{TRGW}	1.5	_	t _{PADCcyc}	Figure 3.5-48

Note 6. t_{PADCcyc}: ADC_0_PCLK cycle




Figure 3.5-48 A/D Converter Trigger Input Timing (ADTRG)

3.5.20 SSIU Timing

Conditions:

$$\begin{split} V_{OH} &= VDD18 \times 0.5, \ V_{OL} = VDD18 \times 0.5, \ C = 30 \ pF^{*1} \ (1.8 \ V) \\ V_{OH} &= VDD33 \times 0.5, \ V_{OL} = VDD33 \times 0.5, \ C = 30 \ pF^{*1} \ (3.3 \ V) \end{split}$$

Drive strength: $\times 1, \times 2, \times 4, \times 6$

Note 1. Other than tRC: Rise-edge clock timing

Table 3.5-25 SSIU Signal Timing

Parameter	Symbol	Min.	Max.	Unit	Note	Figure	
Output clock cycle	t _O	80	15625	ns	_	Figure 3.5-49	
Input clock cycle	tı	80	15625	ns	_	_	
Output clock high-cycle	t _{HC}	35* ¹	_	ns	_	_	
Output clock low-cycle	t _{LC}	35* ¹	_	ns	_	_	
Input clock high-cycle	t _{HC}	35	_	ns	_		
Input clock low-cycle	t _{LC}	35	_	ns	_		
Rise-edge clock timing	t _{RC}	_	20*2	ns	Output (100 pF)	_	
Output delay	t _D	-5	19	ns	_	Figure 3.5-50 to Figure 3.5-53	
Setup time	t _S	15	_	ns	_		
Hold time	t _H	5	_	ns	_		

Note 1. The width at high or low level of the clock signal when the input on AUDIO_CLKA, AUDIO_CLKB, or AUDIO_CLKC is output from SCK without frequency division in master mode is min. 30 ns.

Note 2. Output transition time from 20% to 80%




Figure 3.5-49 SCK Clock Input/Output Timing




Figure 3.5-50 SSI Timing (1)




Figure 3.5-51 SSI Timing (2)




Figure 3.5-52 SSI Timing (3)




Figure 3.5-53 SSI Timing (4)

3.5.21 PDM Timing

Conditions:

 $V_{OH} = VDD18 \times 0.5, \ V_{OL} = VDD18 \times 0.5, \ C = 30 \ pF \ (1.8 \ V)$

 $V_{OH} = VDD33 \times 0.5, V_{OL} = VDD33 \times 0.5, C = 30 \text{ pF } (3.3 \text{ V})$

Drive strength: $\times 1, \times 2, \times 4, \times 6$

Table 3.5-26 PDM Interface Timing

Parameter	Symbol	Min.	Max.	Unit	Figure	
Clock period	t _{PSYNC}	2	32	$t_{CCcyc} = 208.33 \text{ ns}$ (4.8 MHz)*1	Figure 3.5-54	
Clock high-level period	t _{PDCKWH}	$t_{PSYNC} \times 0.45$	$t_{PSYNC} \times 0.55$	ns		
Clock low-level period	t _{PDCKWL}	$t_{PSYNC} \times 0.45$	$t_{PSYNC} \times 0.55$	ns		
Clock rise time	t _{R-EDGE}	_	3* ²	ns		
Clock fall time	t _{F-EDGE}	_	3* ²	ns		
Setup time	t _{su}	15	_	ns	Figure 3.5-55,	
Hold time t _h		0	_	ns	Figure 3.5-56	

Note 1. t_{CCcyc} is the period of PDM_n_CCLK (n = 0, 1).

Note 2. Output transition time from 20% to 80%




Figure 3.5-54 Timing of Clock Output (PDMCLKnm)




Figure 3.5-55 Timing of Clock Output (Synchronized with the rise of PDMCLKnm)




Figure 3.5-56 Timing of Clock Output (Synchronized with the fall of PDMCLKnm)

3.5.22 MIPI CSI-2 PHY Characteristics

The MIPI CSI-2 Rx D-PHY of this LSI is equivalent to the MIPI D-PHY Version 1.2. For details, refer to the MIPI specification.

3.5.23 MIPI DSI Tx D-PHY Characteristics

The MIPI DSI Tx D-PHY of this LSI is compliant with the MIPI D-PHY Version 1.2.

For details, refer to the MIPI specification.

3.5.24 Control Signal Access Timing

Table 3.5-27 Control Signal Timing

Item	Symbol	Min.	Max.	Unit	Figures
QRESN pulse width	t _{RESW}	1	_	μs	Figure 3.5-57
TRSTN pulse width	t _{TRSW}	1	_	μs	_
NMI pulse width	t _{NMIW}	20	_	t _{cyc} *1	Figure 3.5-58
IRQ pulse width	t _{IRQW}	20	_	t _{cyc} *1	_
TINT pulse width	t _{TINTW}	20	_	t _{cyc} *1	_

Note 1. $t_{cyc} = 41.666 \text{ ns } (24 \text{ MHz})$




Figure 3.5-57 Reset Input Timing




Figure 3.5-58 Interrupt Signal Input Timing

3.5.25 JTAG Debugger Interface Access Timing

Table 3.5-28 Debugger IF Timing

Item	Symbol	Min.	Max.	Unit	Figures
TCK_SWCLK cycle time	t _{TCKcyc}	50	_	ns	Figure 3.5-59
TCK_SWCLK high-level pulse width	t _{TCKH}	20	_	ns	Figure 3.5-60
TCK_SWCLK low-level pulse width	t _{TCKL}	20	_	ns	
TDI setup time	t _{TDIS}	15	_	ns	<u> </u>
TDI hold time	t _{TDIH}	15	_	ns	
TMS_SWDIO setup time	t _{TMSS}	15	_	ns	
TMS_SWDIO hold time	t _{TMSH}	15	_	ns	<u> </u>
TMS_SWDIO delay time	t _{SWDO}	_	14	ns	
TDO delay time	t_{TDOD}	_	14	ns	
Capture register setup time	t _{CAPTS}	10	_	ns	Figure 3.5-61
Capture register hold time	t _{CAPTH}	10	_	ns	
Update register delay time	t _{UPDATED}	_	20	ns	




Figure 3.5-59 TCK_SWCLK Input Timing




Figure 3.5-60 Data Transfer Timing




Figure 3.5-61 Boundary Scan Input/Output I/O Timing

3.6 Analog Characteristics

3.6.1 ADC Characteristics

Table 3.6-1 DC Characteristics

Item	Min.	Тур.	Max.	Unit
Resolution	_	12	_	Bit
Analog input capacitance	_	_	13	pF
Analog input range	0	_	ADAVDD18	V
Conversion time*1	0.4	_	4.0	μs
Permissible signal source impedance Max. = 1.0 $k\Omega$				
Offset error	0	_	100	LSB
Full-scale error	-100	_	0	LSB
Quantization error	_	±0.5	_	LSB
DNL differential non-linearity error	_	_	±3.0	LSB
INL integral nonlinearity error	_	_	±6.0	LSB

Note 1. The conversion time is the total of the sampling time and the comparison time.

Table 3.6-2 Recommended External Input Resistance

Item	Symbol	Min.	Тур.	Max.	Unit
External input resistance*1	RI _{ext}	_	_	1	kΩ
(ANI000-ANI007)					

Note 1. Output resistance of signal generator + Series parasitic resistance between signal source and ADC input.




Figure 3.6-1 A/D Converter Equivalent Circuit and Peripheral Configuration Diagram

3.6.2 Temperature Sensor Characteristics

Table 3.6-3 Temperature Sensor Characteristics

Item	Symbol	Min.	Тур.	Max.	Unit	Test Condition
Accuracy from −40°C to 125°C	Accm40_125	_	±3.0	±5.0	°C	_

3.7 Oscillation Circuits for Connecting Crystal Resonators (OSC)

This LSI chip includes two oscillation circuits (OSC) for connection to crystal resonators, specifically a 24-MHz crystal resonator for the system clock and a 32.768-kHz crystal resonator for the real-time clock. **Table 3.7-1** lists the pins for connecting the crystal resonators and the clock frequencies. **Figure 3.7-1** shows an example of the connections with crystal resonators.

Table 3.7-1 Pins for Connecting Crystal Resonators and Clock Frequency

External Pin Name	I/O	Clock Frequency				
For the system clock	For the system clock					
QEXTAL	Input	24 MHz (frequency deviation: ±50 ppm)				
QXTAL	Output	24 MHz				
For the real-time clock	For the real-time clock					
RTXIN	Input	32.768 kHz (frequency deviation: ±50 ppm)				
RTXOUT	TXOUT Output 32.768 kHz					
For the audio clocks						
AUDIO_EXTAL	Input	4 to 48 MHz				
AUDIO_XTAL	Output	4 to 48 MHz				




Figure 3.7-1 Example of Connections with Crystal Resonators

Place the crystal resonators and the capacitors C_{L1} and C_{L2} as close as possible to the pins to connect crystal resonators. To avoid interference and to ensure correct oscillation, the grounding points of the capacitors appended to the crystal resonators should be shared, and no wiring patterns should be placed near these components.

The characteristics of the crystal resonators are closely related to the design of the user board. Therefore, the user should sufficiently evaluate them with reference to the example of connection of crystal resonators in **Figure 3.7-1**.

The circuit rating of a crystal resonator depends on the crystal resonator and the stray capacitance of the mounting circuit. Therefore, contact the manufacturer of the crystal resonator before deciding upon the circuit rating. The user should thoroughly evaluate and then set the parameters (resistor and capacitor values).

Table 3.7-2 is a list of recommended values for the crystal resonators.

Table 3.7-2 Recommended Model Values for the Crystal Resonators

	Model Values for the Crystal Resonators			
Clock Frequency	Max. ESR*1	Max. C _L *2	Max. C ₀ *3	Max. Drive Level
32.768 kHz	70 kΩ	12.5 pF	1.4 pF	1 μW
24 MHz	60 Ω	12 pF	7 pF	100 μW
48 MHz	50 Ω	10 pF	7 pF	100 μW

Note 1. ESR means the equivalent series resistor of the crystal resonator.

Note 2. C_L is the load capacitance of the crystal resonator.

Note 3. C_0 is the parallel capacitance of the crystal resonator.

Section 4 Package Dimensions




Figure 4-1 Package Dimensions

RZ/V2H Group REVISION HISTORY

REVISION HISTORY

RZ/V2H Group Datasheet

		Description				
Rev.	Date	Page Summary				
1.00	Dec 25, 2023	_	First edition issued			
1.10	Jun 28, 2024	3	Table 1.2-1 Product Lineup Note, added			
		3	Modified "Kbytes" to "Kbyte" of CA55 in Table 1.3-1 CPU			
		5	Table 1.3-3 On-chip SRAM and External Memory Interfaces			
			For ECC function of DDR, Note1 added			
		5	Modified SD to eSD in Table 1.1-5 Boot			
		11	Modified "paring" to "pairing" of SSIU in Table 1.3-8 Audio			
		17 to 57	Section 2 Pin, added			
		58 to 133	Section 3 Electrical Characteristics, added			
1.20	Mar 7, 2025	Section 1 Overv	iew			
		4	Table 1.3-2 Accelerator Engines			
			Image Scaling Unit, Video Codec Unit: The description, modified			
		Section 2 Pin	I			
		42	Table 2.2-1 List of External Pins			
		43	Note 11, added 2.2.2 List of Multiplexed Functional Pins			
		43	The main text, modified			
		55	Table 2.3-1 List of Pin Functions (5/8)			
			PCIE_REFCLKP0, PCIE_REFCLKN0, PCIE0_RSTOUTB: The function, modified			
		Section 3 Electri	cal Characteristics			
		61	Table 3.1-1 Absolute Maximum Ratings			
			Notes 3 and 5, modified			
		67	Figure 3.3-2 Power-On/Power-Off Sequence (CM33 Boot)			
			QRESN, modified Note, modified (The clock settling time → The clock stabilization time)			
			Note, added			
		69	Figure 3.3-3 Power-On/Power-Off Sequence (CA55 Boot)			
			QRESN, modified			
			Note, modified (The clock settling time → The clock stabilization time) Note, added			
		71	Figure 3.3-4 Power-On Sequence (CM33 Boot Mode)			
			Note, modified (The clock settling time → The clock stabilization time)			
		75	Figure 3.3-6 Power-On Sequence (CA55 Boot Mode)			
			Note, modified (The clock settling time → The clock stabilization time)			
		84	3.5 AC Characteristics			
			Conditions, modified			
		87	3.5.5 DMAC Timing, added			
		93	3.5.9 Ethernet Interface Timing			
			Conditions, modified Drive strength, added			
		93	Table 3.5-12 Ethernet Interface Timing (n = 0, 1)			
		33	ETn_TXD0 to ETn_TXD3, ETn_TXCTL_TXEN, ETn_TXER output delay time: The min.			
			value, modified			
			Note 1, added			

RZ/V2H Group REVISION HISTORY

		Description				
Rev.	Date	Page	Summary			
1.20	Mar 7, 2025	97	Table 3.5-13 xSPI Timing (2/2) CS low to DS low: The max. value, modified Notes 5 and 6, added			
		100	3.5.14 Serial Communications Interface (RSCI) Access Timing Drive strength, modified			
		101	Table 3.5-15 RSCI Timing (2/2) RSCI (Clock sync, Simple SPI) and SCK clock rise/fall time, deleted RSCI (Clock sync, Simple SPI), Input clock rise time, Input clock fall time, Output clock rise time, and Output clock fall time, added			
		102	Figure 3.5-23 RSCI Simple SPI Mode Clock Timing, modified			
		105	Table 3.5-16 RSPI Timing SSL Activation to Data Output Delay, added Notes 1, 2, 3, and 4, modified			
		106	Figure 3.5-28 RSPI Clock Timing, modified Figure 3.5-29 RSPI Timing (Master, Motorola RSPI, CPHA = 0), modified			
		112	Table 3.5-18 I3C Timing Note 1, modified			
		113	Table 3.5-19 IIC Timing (Fast-mode+) Note 1, modified			
		114	Table 3.5-20 IIC Timing (HS mode) SCL3n cycle time: The min. values under "Cb = 100 pF" and "Cb = 400 pF", modified Note 1, modified			
		116	Table 3.5-21 I3C Timing (Open Drain Timing Parameters) SCL3n clock High period: The min. value and note, modified Clock before STOP (P) condition: The min. value, modified Notes 3 and 4, added			
		117	Table 3.5-22 I3C Timing (Push-Pull Timing Parameters for SDR) SCL3n clock High period for Mixed Bus, added Note 3, added			
		126	3.5.20 SSIU Timing Condition, modified Drive strength, added			
		126	Table 3.5-25 SSIU Signal Timing Note 2, added			
		129	3.5.21 PDM Timing Conditions, modified Output load conditions, deleted Drive strength, added			
		129	Table 3.5-26 PDM Interface Timing Note 2, added			

General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

- 1. Precaution against Electrostatic Discharge (ESD)
 - A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.
- 2. Processing at power-on
 - The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power reaches the level at which resetting is specified.
- 3. Input of signal during power-off state
 - Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.
- 4. Handling of unused pins
 - Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible.
- 5. Clock signals
 - After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.
- 6. Voltage application waveform at input pin
 - Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V_{IL} (Max.) and V_{IH} (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between V_{IL} (Max.) and V_{IH} (Min.).
- 7. Prohibition of access to reserved addresses
 - Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not guaranteed.
- 8. Differences between products
 - Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

Notice

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
- 2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
- 5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
- 6. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

- 7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
- 8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
- 12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
- 13. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 14. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
- (Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
- (Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.5.0-1 October 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/

Trademarks (continued)

For the "Cortex" notation, it is used as follows;

- Arm® Cortex®-A55
- Arm® Cortex®-R8
- Arm® Cortex®-M33

Note that in each section of the Manual, this may be noted as Cortex-A55, Cortex-R8 and Cortex-M33 respectively.

Examples of trademark or registered trademark used in the document of RZ/V2H;

CoreLink™: CoreLink is a trademark of Arm Limited.

CoreSight™: CoreSight is a trademark of Arm Limited.

Mali™: Mali is a trademark of Arm Limited.

TrustZone®: TrustZone is a trademark of Arm Limited.

Neon™: Neon is a trademark of Arm Limited.

OpenGL $\mathsf{ES^{TM}}$: OpenGL ES is a trademark of Khronos Group, Inc.

eMMC™: eMMC is a trademark of MultiMediaCard Association

PCIe®: PCIe is a registered trademark of PCI-SIG, Inc.

PCI Express®: PCI Express is a registered trademark of PCI-SIG, Inc.

MIPI®: MIPI is a registered trademark of MIPI Alliance, Inc.

CSI-2®: CSI-2 is a registered trademark of MIPI Alliance, Inc.

DSI®: DSI is a registered trademark of MIPI Alliance, Inc.

I3C®: I3C is a registered trademark of MIPI Alliance, Inc.

Note that in each section of the Manual, trademark notation of $\ensuremath{\mathbb{B}}$ and TM may be omitted.

All other trademarks and registered trademarks are the property of their respective owners.