

# CS 230 Project

## Team Members

Gowri Sriya Mannepalli - 200050043

Gundabathula Sasank - 200050045

Mattapally Varun - 200050073

R Rakesh Kumar - 200050120

## Design

The design consists of a 16-bit architecture with 8 registers. It has 8 general purpose registers, labeled from R0 to R7. PC points to the next instruction. All addresses are short word addresses (i.e. address 0 corresponds to the first two bytes of main memory, address 1 corresponds to the second two bytes of main memory, etc.). This architecture uses a condition code register that has two flags Carry flag (c) and Zero flag (z). The system takes clock and reset as inputs.

## Basic overview of a process

As we have stated earlier, PC points to the next instruction in the memory. When a process has to be executed, the instruction is fetched from the instructions register. The operation code is extracted and the control is directed to perform that particular operation. For example, say the instruction is to ADD A and B. We direct the control/ flow to the ALU unit to perform the operation.


## Execution of an Instruction

Every instruction set is implemented as follows:

- Instruction Fetch (IF): We fetch the current instruction from the memory and update PC to PC+1.
- Instruction Decode (ID): We parse the instruction in this step. We load the registers that are mentioned in the instruction and calculate the required information to perform the operation. We also double-check the value of the control units when reading/writing to the register to make sure that the operation of reading/writing the data was performed.
- Execution (EX): The ALU operates on the operands prepared in the prior cycle. For example, suppose a JUMP operation has to be performed and the final position is given relative to another position, then we calculate the absolute value of the final position before proceeding. A similar calculation will have to be done for BEQ operation. The following 3 operations are performed based on the instruction type:


- ❖ Memory reference: The ALU adds the base register and the offset to form the effective address.
- ❖ Register-Register ALU instruction: The ALU performs the operation specified by the ALU opcode on the values read from the register file.
- ❖ Register-Immediate ALU instruction: The ALU performs the operation specified by the ALU opcode on the first value read from the register file and the sign-extended immediate.
- Memory Access (MEM): If the instruction is a load, memory does a read using the effective address computed in the previous cycle. If it is a store, then the memory writes the data from the second register read from the register file using the effective address.
- Write-back cycle (WB): Write the result into the register file, whether it comes from the memory system (for a load) or from the ALU (for an ALU instruction).

### General Data Path




The above diagram that summarizes the data path and is color coded. The ALU and its outputs are red. The temporary registers and their outputs are pink. MUXes are in orange color.


# ADD, ADC, ADZ




## CIRCUIT PATH




## ADI




## CIRCUIT PATH




NDU, NDC, NDZ




$S_0$



$S_1$




$S_2'$




$S_3$


### CIRCUIT PATH




LHI




CIRCUIT PATH




LW




### CIRCUIT PATH



SW




CIRCUIT PATH







LA




## JLR





### CIRCUIT PATH




BEQ




JAL



# SA



## Netlist Viewer



## State diagram

