


# TLE493D-W2B6

Low Power 3D Hall Sensor with I<sup>2</sup>C Interface and Wake Up Function



ISO26262  
ready

## User Manual

### About this document

#### Scope and purpose

This document provides product information and descriptions regarding:

- I<sup>2</sup>C Registers
- I<sup>2</sup>C Interface
- Wake Up mode
- Diagnostic and Tests

#### Intended audience

This document is aimed at engineers and developers of hard and software using the sensor TLE493D-W2B6.

## Table of contents

<b>1</b>	<b>I<sup>2</sup>C Registers</b>	<b>4</b>
1.1	Registers overview	4
1.2	Register descriptions	5
1.2.1	Bit types	5
1.2.2	Measurement data and registers combined in the I <sup>2</sup> C parity bit “P”	5
1.2.3	Wake Up and registers combined in the I <sup>2</sup> C parity flag “CF”	8
1.2.4	Mode registers combined in the I <sup>2</sup> C parity flag “FF”	13
1.2.5	Diagnostic, status and version registers	15
<b>2</b>	<b>I<sup>2</sup>C Interface</b>	<b>18</b>
2.1	I <sup>2</sup> C protocol description	18
2.1.1	General description	18
2.1.2	I <sup>2</sup> C write command	18
2.1.3	I <sup>2</sup> C read commands	21
2.1.3.1	2-byte read command	22
2.1.3.2	1-byte read command	22
2.2	Collision avoidance and clock stretching	24
2.2.1	Collision avoidance (CA bit = 0 <sub>B</sub> and INT bit = 0 <sub>B</sub> )	24
2.2.2	Clock stretching (CA bit = 0 <sub>B</sub> and INT bit = 1 <sub>B</sub> )	25
2.3	Sensor reset by I <sup>2</sup> C	25
2.4	Sensor Initialization and Readout example	27
2.5	Loss of V <sub>DD</sub> impact on I <sup>2</sup> C bus	28
<b>3</b>	<b>Wake Up mode</b>	<b>29</b>
3.1	Wake Up activation	30
3.2	Wake Up constraints	30
3.3	Wake Up in combination with the angular mode	31
<b>4</b>	<b>Diagnostic and tests</b>	<b>32</b>
4.1	Diagnostic functions	32
4.1.1	Parity bits and parity flags	32
4.1.2	Test mode	32
4.1.3	Power-down flags	32
4.1.4	Frame Counter	32
4.1.5	Device address	32
4.2	Test functions	33
4.2.1	Vhall/Vext test mode	33
4.2.1.1	Test description	33
4.2.1.2	Test implementation	33
4.2.1.3	Test reference values	34
4.2.2	Spintest mode	34
4.2.2.1	Test description	34
4.2.2.2	Test implementation	36
4.2.2.3	Test reference values	36
4.2.3	SAT-test mode	37
4.2.3.1	Test description	37
4.2.3.2	Test implementation	37
4.3	Magnetic measurement implementation	38

5	Terminology .....	39
6	Revision history .....	40


## 1 I<sup>2</sup>C Registers

The TLE493D-W2B6 includes several registers that can be accessed via Inter-Integrated Circuit interface (I<sup>2</sup>C) to read data as well as to write and configure settings.

### 1.1 Registers overview

A bitmap overview is presented in [Figure 1](#). Basically the following sections are available:

- measurement data (green bits in registers 00<sub>H</sub> till 05<sub>H</sub>)
- sensor status and diagnostics (grey bits in registers 05<sub>H</sub>, 06<sub>H</sub>, 0E<sub>H</sub>, 0F<sub>H</sub>, 10<sub>H</sub> and 11<sub>H</sub>)
- configuration parameters such as the power mode (orange bits in registers 10<sub>H</sub>, 11<sub>H</sub> and 13<sub>H</sub>)
- Wake Up values in registers (blue bits in registers 07<sub>H</sub> till 0F<sub>H</sub>).



**Figure 1 TLE493D-W2B6 Bitmap**

The diagnostic register 06<sub>H</sub> contains parity information as a diagnostic mechanism. The bitmap illustrates this and marks the relationship of the sections to this flags with different colored lines/frames around the bit contents.

Table 1 Registers overview

Register name	Register long name	Address
Bx, By and Bz	Magnetic values MSBs	00 <sub>H</sub> , 01 <sub>H</sub> , 02 <sub>H</sub>
Temp	Temperature value MSBs	03 <sub>H</sub>
Bx2	Magnetic values LSBs	04 <sub>H</sub>
Temp2	Temperature and magnetic LSBs and device address	05 <sub>H</sub>
Diag	Sensor diagnostic and status register	06 <sub>H</sub>
XL, YL and ZL	Wake Up lower threshold MSBs	07 <sub>H</sub> , 09 <sub>H</sub> , 0B <sub>H</sub>
XH, YH and ZH	Wake Up upper threshold MSBs	08 <sub>H</sub> , 0A <sub>H</sub> , 0C <sub>H</sub>
WU	Wake Up X thresholds LSBs	0D <sub>H</sub>
TMode	Test Mode and Wake Up Y thresholds LSBs	0E <sub>H</sub>
TPhase	Test Phase and Wake Up Z thresholds LSBs	0F <sub>H</sub>
Config	Configuration register	10 <sub>H</sub>
MOD1	Power mode, interrupt, address, parity	11 <sub>H</sub>
MOD2	Low Power Mode update rate	13 <sub>H</sub>
Ver	Version register	16 <sub>H</sub>

## 1.2 Register descriptions

The I<sup>2</sup>C registers can be read or written at any time. It is recommended to read measurement data in a synchronized fashion, i.e. after an interrupt pulse (/INT). This avoids reading inconsistent sensor or diagnostic data, especially in fast mode. Additionally, several flags can be checked to ensure the register values are consistent and the ADC was not running at the time of readout.

### 1.2.1 Bit types

The TLE493D-W2B6 contains read bits, write bits and reserved bits.

Table 2 Bit Types

Abbreviation	Function	Description
r	Read	Read-only bits
rw	Read Write	Readable and writable bit
	Reserved	Bits that must keep the default values (read prior to write required)

### 1.2.2 Measurement data and registers combined in the I<sup>2</sup>C parity bit “P”

The I<sup>2</sup>C communication of the registers in this chapter is protected with the parity bit “P”, described in the Diag register with the address 06<sub>H</sub>. See also [Figure 1](#) - parity bits and related registers.


To make sure all data is consistent, the registers from 00<sub>H</sub> to 06<sub>H</sub> should be read with the same I<sup>2</sup>C command. Otherwise, the sampled data (X, Y, Z, Temperature) may correspond to different conversion cycles.

## TLE493D-W2B6

### I<sup>2</sup>C Registers

#### Magnetic values MSBs

Register names	Address	Reset Value
Bx, By and Bz	00 <sub>H</sub> 01 <sub>H</sub> 02 <sub>H</sub>	80 <sub>H</sub>




Field	Bits	Type	Description
Bx, By and Bz	7:0	r	<b>Bx, By and Bz values</b> Signed value as two's complement from the HALL probes in the x, y and z-direction of the magnetic field. Contains the eight Most Significant Bits. If Bz is deactivated the Bz value is the reset value.

Back to [TLE493D-W2B6 Bitmap](#).

#### Temperature value MSBs

Register name	Address	Reset Value
Temp	03 <sub>H</sub>	80 <sub>H</sub>




Field	Bits	Type	Description
Temp	7:0	r	<b>Temperature value</b> Signed value as two's complement. If the temperature measurement is deactivated, the Temp value is the reset value.

Back to [TLE493D-W2B6 Bitmap](#).

#### Magnetic values LSBs

Register name	Address	Reset Value
Bx2	04 <sub>H</sub>	00 <sub>H</sub>



## TLE493D-W2B6

### I<sup>2</sup>C Registers

Field	Bits	Type	Description
<b>Bx</b>	7:4	r	<b>Bx value</b> Signed value as two's complement from the HALL probes in the x-direction of the magnetic field. Contains the four Least Significant Bits.
<b>By</b>	3:0	r	<b>By value</b> Signed value as two's complement from the HALL probes in the y-direction of the magnetic field. Contains the four Least Significant Bits.

Back to [TLE493D-W2B6 Bitmap](#).

### Temperature and magnetic LSBs and device address

Register name	Address	Reset Value
Temp2	05 <sub>H</sub>	(Product Type A0) 00 <sub>H</sub> (Product Type A1) 10 <sub>H</sub> (Product Type A2) 20 <sub>H</sub> (Product Type A3) 30 <sub>H</sub>

7	6	5	4	3	2	1	0
<b>Temp</b> (3...2)		<b>ID</b>		<b>Bz</b> (3...0)			

Field	Bits	Type	Description
<b>Temp</b>	7:6	r	<b>Temperature value</b> Signed value as two's complement. If the temperature measurement is deactivated, the Temp value is the reset value.
<b>ID</b>	5:4	r	<b>ID</b> Readback of the sensor ID, from <b>lICadr</b> . $\mu$ C shall verify the address sent by the sensor. See <a href="#">Table 4</a> .
<b>Bz</b>	3:0	r	<b>Bz value</b> Signed value as two's complement from the HALL probes in the z-direction of the magnetic field. Contains the four Least Significant Bits. If Bz is deactivated the Bz value is 0 <sub>H</sub> .

Back to [TLE493D-W2B6 Bitmap](#).

### 1.2.3 Wake Up and registers combined in the I<sup>2</sup>C parity flag “CF”

The I<sup>2</sup>C communication of the registers in this chapter is protected by the parity bit **CF**, which is described in the Diag register with the address 06<sub>H</sub>. See also [Figure 1](#) - parity bits and related registers.

#### Wake Up lower threshold MSBs

Register names	Address	Reset Value
XL, YL and ZL	07 <sub>H</sub> 09 <sub>H</sub> 0B <sub>H</sub>	80 <sub>H</sub>

7							0
<b>XL, YL and ZL (11...4)</b>							

Field	Bits	Type	Description
XL, YL and ZL	7:0	rw	<b>Wake Up lower threshold</b> Defines the lower threshold MSBs of the magnetic field density in the x, y and z-direction at or below which the sensor enables the /INT, if <b>INT</b> bit = 0 <sub>B</sub> . See <a href="#">Equation (3.2)</a> .

Back to [TLE493D-W2B6 Bitmap](#).

#### Wake Up upper threshold MSBs

Register names	Address	Reset Value
XH, YH and ZH	08 <sub>H</sub> 0A <sub>H</sub> 0C <sub>H</sub>	7F <sub>H</sub>

7							0
<b>XH, YH and ZH (11...4)</b>							

Field	Bits	Type	Description
XH, YH and ZH	7:0	rw	<b>Wake Up upper threshold</b> Defines the upper threshold MSBs of the magnetic field in the x, y and z-direction at or above which the sensor enables the /INT, if <b>INT</b> bit = 0 <sub>B</sub> . See <a href="#">Equation (3.2)</a> .

Back to [TLE493D-W2B6 Bitmap](#).



## TLE493D-W2B6

### I<sup>2</sup>C Registers

#### Wake Up X thresholds LSBs

Register name	Address	Reset Value
WU	0D <sub>H</sub>	38 <sub>H</sub>

7	6	5	3	2	0
<b>WA</b>	<b>WU</b>	<b>XH (3...1)</b>		<b>XL (3...1)</b>	

Field	Bits	Type	Description
WA	7	r	<b>Wake Up mode active</b> Flag that reports whether the Wake Up mode is disabled or enabled. If 0 <sub>B</sub> the Wake Up mode is disabled. If 1 <sub>B</sub> the Wake Up mode is enabled. This bit can be checked if the Wake Up function is disabled or enabled. As long as the <b>WA</b> bit = 0 <sub>B</sub> , the /INT will be asserted according <a href="#">Table 5</a> .
WU	6	rw	<b>Enables Wake Up mode</b> If 0 <sub>B</sub> the Wake Up mode will be disabled. If 1 <sub>B</sub> the Wake Up mode will be enabled. The following conditions must be fulfilled: - Test modes must be disabled ( <b>T</b> bit = 0 <sub>B</sub> ) - <b>CP</b> parity bit (register 10 <sub>H</sub> ) must be odd - Configuration parity must be flagged ( <b>CF</b> bit = 1 <sub>B</sub> ) Interrupts /INT will be sent when the measurement data is ≥ upper or ≤ lower Wake Up threshold.
XH	5:3	rw	<b>Wake Up X upper threshold</b> Defines the upper threshold LSBs of the magnetic field in the x-direction at or above the sensor enables the /INT, if <b>INT</b> bit = 0 <sub>B</sub> . See <a href="#">Equation (3.2)</a> .
XL	2:0	rw	<b>Wake Up X lower threshold</b> Defines the lower threshold LSBs of the magnetic field density in the x-direction at or below the sensor enables the /INT, if <b>INT</b> bit = 0 <sub>B</sub> . See <a href="#">Equation (3.2)</a> .

Back to [TLE493D-W2B6 Bitmap](#).

#### Test Mode and Wake Up Y thresholds LSBs

Register name	Address	Reset Value
TMode	0E <sub>H</sub>	38 <sub>H</sub>

7	6	5	3	2	0
<b>TST</b>	<b>YH (3...1)</b>		<b>YL (3...1)</b>		

Field	Bits	Type	Description
TST	7:6	rw	<b>Test mode</b> Different test modes can be enabled, see <a href="#">Table 3</a> : If 00 <sub>B</sub> no test active (normal sensor operation and <b>T</b> bit = 0 <sub>B</sub> ). In the following test modes the <b>T</b> bit = 1 <sub>B</sub> and the test result overwrites the measurement data register: If 01 <sub>B</sub> Vhall/Vext test starts: measure the Hall bias voltage on all Hall plates and V <sub>DD</sub> . If 10 <sub>B</sub> Spintest starts: the <b>PH</b> bits select the channel to diagnose with the Spin-switch and Hall-offset test. If 11 <sub>B</sub> SAT test starts: a test of the whole digital path, generates patterns, defined by the PH bits during conversion.
YH	5:3	rw	<b>Wake Up Y upper threshold</b> Defines the upper threshold LSBs of the magnetic field in the y-direction at or above which the sensor enables the /INT, if <b>INT</b> bit = 0 <sub>B</sub> . See <a href="#">Equation (3.2)</a> .
YL	2:0	rw	<b>Wake Up Y lower threshold</b> Defines the lower threshold LSBs of the magnetic field density in the y-direction at or below which the sensor enables the /INT, if <b>INT</b> bit = 0 <sub>B</sub> . See <a href="#">Equation (3.2)</a> .

Back to [TLE493D-W2B6 Bitmap](#).

### Test Phase and Wake Up Z thresholds LSBs

Register name	Address	Reset Value
TPhase	0F <sub>H</sub>	38 <sub>H</sub>

7	6	5	3	2	0
<b>PH</b>		<b>ZH (3...1)</b>		<b>ZL (3...1)</b>	

Field	Bits	Type	Description
PH	7:6	rw	<b>Test phase selection</b> In the Spintest these bits define the channel. In the digital test, specific patterns are defined. See <a href="#">Table 3</a> . The PH bits have no effect in the voltage measurement test (Vext) and in normal operating mode <b>TST</b> bit = 00 <sub>B</sub> and <b>T</b> bit = 0 <sub>B</sub> .
ZH	5:3	rw	<b>Wake Up Z upper threshold</b> Defines the upper threshold LSBs of the magnetic field in the z-direction at or above which the sensor enables the /INT, if <b>INT</b> bit = 0 <sub>B</sub> . See <a href="#">Equation (3.2)</a> .

## TLE493D-W2B6

### I<sup>2</sup>C Registers

Field	Bits	Type	Description
ZL	2:0	rw	<b>Wake Up Z lower threshold</b> Defines the lower threshold LSBs of the magnetic field density in the z-direction at or below which the sensor enables the /INT, if <b>INT</b> bit = 0 <sub>B</sub> . See <a href="#">Equation (3.2)</a> .

Back to [TLE493D-W2B6 Bitmap](#).

**Table 3** Test mode interaction of TST, PH and X2 bits

TST bits	PH bits	X2 bit	Bx (11 ... 0)	By (11 ... 0)	Bz (11 ... 0)	T (11 ... 2)
00 <sub>B</sub>	don't care	0 <sub>B</sub>	Bx full-range	By full-range	Bz full-range	T full-range
00 <sub>B</sub>	don't care	1 <sub>B</sub>	Bx short-range	By short-range	Bz short-range	T full-range
01 <sub>B</sub>	don't care	don't care	Vhall X	Vhall Y	Vhall Z	Voltage V <sub>DD</sub>
10 <sub>B</sub>	00 <sub>B</sub>	don't care	Spintest-Bx, spin-0 disabled	Spintest-Bx, spin-1 disabled	Spintest-Bx, spin-2 disabled	Spintest-Bx, spin-3 disabled
10 <sub>B</sub>	01 <sub>B</sub>	don't care	Spintest-By, spin-0 disabled	Spintest-By, spin-1 disabled	Spintest-By, spin-2 disabled	Spintest-By, spin-3 disabled
10 <sub>B</sub>	10 <sub>B</sub>	don't care	Spintest-Bz, spin-0 disabled	Spintest-Bz, spin-1 disabled	Spintest-Bz, spin-2 disabled	Spintest-Bz, spin-3 disabled
10 <sub>B</sub>	11 <sub>B</sub>	don't care	Spintest-T, setting1	Spintest-T, setting2	Spintest-T, setting2	Spintest-T, setting1
11 <sub>B</sub>	00 <sub>B</sub>	0 <sub>B</sub>	79F <sub>H</sub>	806 <sub>H</sub>	7FF <sub>H</sub>	200 <sub>H</sub>
11 <sub>B</sub>	01 <sub>B</sub>	0 <sub>B</sub>	806 <sub>H</sub>	7F9 <sub>H</sub>	800 <sub>H</sub>	1FF <sub>H</sub>
11 <sub>B</sub>	10 <sub>B</sub>	0 <sub>B</sub>	7FF <sub>H</sub>	800 <sub>H</sub>	7F9 <sub>H</sub>	203 <sub>H</sub>
11 <sub>B</sub>	11 <sub>B</sub>	0 <sub>B</sub>	800 <sub>H</sub>	7FF <sub>H</sub>	806 <sub>H</sub>	1FC <sub>H</sub>
11 <sub>B</sub>	00 <sub>B</sub>	1 <sub>B</sub>	7F0 <sub>H</sub>	80F <sub>H</sub>	7FF <sub>H</sub>	200 <sub>H</sub>
11 <sub>B</sub>	01 <sub>B</sub>	1 <sub>B</sub>	80F <sub>H</sub>	7F0 <sub>H</sub>	800 <sub>H</sub>	1FF <sub>H</sub>
11 <sub>B</sub>	10 <sub>B</sub>	1 <sub>B</sub>	7FF <sub>H</sub>	800 <sub>H</sub>	7F0 <sub>H</sub>	203 <sub>H</sub>
11 <sub>B</sub>	11 <sub>B</sub>	1 <sub>B</sub>	800 <sub>H</sub>	7FF <sub>H</sub>	80F <sub>H</sub>	1FC <sub>H</sub>

### Configuration register

Register name	Address	Reset Value						
Config	10 <sub>H</sub>	01 <sub>H</sub>						
<div><div>76543210</div><table><tr><td>DT</td><td>AM</td><td>TRIG</td><td>X2</td><td>TL_mag</td><td>CP</td></tr></table></div>			DT	AM	TRIG	X2	TL_mag	CP
DT	AM	TRIG	X2	TL_mag	CP			

Field	Bits	Type	Description
DT	7	rw	<b>Disable Temperature</b> If 0 <sub>B</sub> temperature measurement is enabled. If 1 <sub>B</sub> temperature measurement is disabled. This means the Bx, By and Bz channels are measured. The Temp channel is disabled and contains the reset value until a new conversion with Temp is done.
AM	6	rw	<b>X/Y Angular Measurement</b> If 0 <sub>B</sub> the Bz measurement is enabled. If 1 <sub>B</sub> and the DT bit = 1 <sub>B</sub> the Bz measurement is disabled. This means the Bx and By channel is measured. The channels Bz and Temp contain the reset values until a new conversion with Bz and Temp is done. Note: If the DT bit = 0 <sub>B</sub> , the AM bit don't care.
TRIG	5:4	rw	<b>Trigger options</b> If PR bit = 1 <sub>B</sub> (1-byte read protocol), the TRIG bits define the trigger mode of the device: If 00 <sub>B</sub> no trigger on read. If 01 <sub>B</sub> trigger on read of register address 00 <sub>H</sub> . If 1x <sub>B</sub> trigger on read of register address 06 <sub>H</sub> . If PR bit = 0 <sub>B</sub> these bits have no effect.
X2	3	rw	<b>Short-range sensitivity</b> When this bit is set, the sensitivity of the Bx, By, and Bz ADC-conversion is doubled by a longer ADC integration time. The Temp result will not change, neither in sensitivity nor conversion time.
TL_mag	2:1	rw	<b>Magnetic temperature compensation</b> There are two bits for setting the sensitivity over temperature of the sensor to compensate a magnet temperature coefficient. If 00 <sub>B</sub> → TC <sub>0</sub> (no compensation) If 01 <sub>B</sub> → TC <sub>1</sub> If 10 <sub>B</sub> → TC <sub>2</sub> If 11 <sub>B</sub> → TC <sub>3</sub>
CP	0	rw	<b>Wake Up and configuration parity</b> The registers 07 <sub>H</sub> through 10 <sub>H</sub> (including 10 <sub>H</sub> ) without WA TST and PH bit are odd parity protected with this bit. On startup or reset this parity is false and the CF bit in the status register 06 <sub>H</sub> is cleared. Thus the CP bit has to be corrected once after startup or a reset. If this parity bit is incorrect during a write cycle, the Wake Up is disabled.

Back to [TLE493D-W2B6 Bitmap](#).

### 1.2.4 Mode registers combined in the I<sup>2</sup>C parity flag “FF”

The I<sup>2</sup>C communication of the registers in this chapter is protected with the parity bit “FF”, described in the Diag register with the address 06<sub>H</sub>. See also [Figure 1](#) - parity bits and related registers.

Power mode, interrupt, address, parity

Register name	Address	Reset Value
MOD1	11 <sub>H</sub>	(Product Type A0) 00 <sub>H</sub> (Product Type A1) 20 <sub>H</sub> (Product Type A2) 40 <sub>H</sub> (Product Type A3) 60 <sub>H</sub>

7	6	5	4	3	2	1	0
<b>FP</b>	<b>IICadr</b>		<b>PR</b>	<b>CA</b>	<b>INT</b>	<b>MODE</b>	

Field	Bits	Type	Description
FP	7	rw	<b>Fuse parity</b> The registers 11 <sub>H</sub> and 13 <sub>H</sub> (bits 7:5) are odd parity protected with this bit. If this parity bit is incorrect please see <a href="#">FF</a> bit. To exit this state a sensor reset is necessary.
IICadr	6:5	rw	<b>I<sup>2</sup>C address</b> Bits can be set to 00 <sub>B</sub> , 01 <sub>B</sub> , 10 <sub>B</sub> or 11 <sub>B</sub> to define the slave address in bus configuration. See <a href="#">Table 4</a> and data sheet.
PR	4	rw	<b>I<sup>2</sup>C 1-byte or 2-byte read protocol</b> If 0 <sub>B</sub> this is the 2-byte read protocol: <start> <I <sup>2</sup> Cadr.> <reg.adr.> <data of reg.adr.> <data of reg.adr.+1> .... <stop> If 1 <sub>B</sub> this is the 1-byte read protocol: <start> <I <sup>2</sup> Cadr.> <data of reg.00 <sub>H</sub> > <data of reg.01 <sub>H</sub> > .... <stop> See <a href="#">Chapter 2.1.3</a>
CA	3	rw	<b>Collision avoidance</b> Clock stretching only in master-controlled and low-power mode, not in fast mode. The <a href="#">CA</a> bit interacts with the <a href="#">INT</a> bit, see <a href="#">Table 5</a> and <a href="#">Chapter 2.2</a> .
INT	2	rw	<b>Interrupt enabled</b> If 1 <sub>B</sub> /INT disabled If 0 <sub>B</sub> /INT enabled: After a completed measurement and ADC-conversion, an /INT pulse will be generated. For bus configurations /INT timing constraints between I <sup>2</sup> C data transfers and interrupt pulses must be monitored and aligned. In <a href="#">Wake Up mode</a> /INT pulses can be disabled, see <a href="#">Figure 15</a> . The <a href="#">INT</a> bit interacts with the <a href="#">CA</a> bit, see <a href="#">Table 5</a> .

## TLE493D-W2B6

### I<sup>2</sup>C Registers

Field	Bits	Type	Description
MODE	1:0	rw	<b>Power mode</b> If 00 <sub>B</sub> Low Power Mode: Cyclic measurements and ADC-conversions with a update rate, defined in the <a href="#">PRD</a> registers. If 01 <sub>B</sub> Master Controlled Mode (Power Down mode): Measurement triggering depends on the PR bit and is possible with I <sup>2</sup> C sub address byte (see <a href="#">Table 4</a> ) or TRIG bits. If 10 <sub>B</sub> is reserved and must not be used. If 11 <sub>B</sub> Fast Mode: The measurements and ADC-conversions are running continuously. It is recommended to set INT = 0 <sub>B</sub> and use a I <sup>2</sup> C clock speed ≥ 800 kHz.

Back to [TLE493D-W2B6 Bitmap](#).

**Table 4 Device address overview**

The addresses are selected to ensure a minimum Hamming distance of 4 between them.

Product Type	Default address <sup>1)</sup> write	Default address <sup>1)</sup> read	IICadr (bit-6)	IICadr (bit-5)	ID (bit-5)	ID (bit-4)
A0	6A <sub>H</sub>	6B <sub>H</sub>	0 <sub>B</sub>	0 <sub>B</sub>	0 <sub>B</sub>	0 <sub>B</sub>
A1	44 <sub>H</sub>	45 <sub>H</sub>	0 <sub>B</sub>	1 <sub>B</sub>	0 <sub>B</sub>	1 <sub>B</sub>
A2	F0 <sub>H</sub>	F1 <sub>H</sub>	1 <sub>B</sub>	0 <sub>B</sub>	1 <sub>B</sub>	0 <sub>B</sub>
A3	88 <sub>H</sub>	89 <sub>H</sub>	1 <sub>B</sub>	1 <sub>B</sub>	1 <sub>B</sub>	1 <sub>B</sub>

1) See data sheet ordering information

**Table 5 /INT (interrupt) and clock stretching**

In case the microcontroller tries to read sensor data the clock stretching pulls the SCL /INT line to low, as long as the measurement and ADC-conversion is not finished.

CA	INT	Configuration
0 <sub>B</sub>	0 <sub>B</sub>	/INT is enabled and will not be transmitted between <START> and <STOP>. /INT collision avoidance active.
0 <sub>B</sub>	1 <sub>B</sub>	/INT disabled. Clock stretching enabled. Suppress sensor read out during ongoing ADC conversion.
1 <sub>B</sub>	0 <sub>B</sub>	/INT is enabled and will be transmitted between <START> and <STOP>. /INT may collide with I <sup>2</sup> C clock from microcontroller.
1 <sub>B</sub>	1 <sub>B</sub>	/INT disabled. Clock stretching disabled. Unsynchronized sensor readouts may collide with ADC conversion.

## TLE493D-W2B6

### I<sup>2</sup>C Registers

#### Low Power Mode update rate

Register name	Address	Reset Value
MOD2	13 <sub>H</sub>	00 <sub>H</sub>

7	5	4	0
<b>PRD</b>		Reserved	

Field	Bits	Type	Description
PRD	7:5	rw	<b>Update rate settings</b> If 000 <sub>B</sub> typ. update frequency $f_{Update} \approx 770$ Hz. If 001 <sub>B</sub> typ. update frequency $f_{Update} \approx 97$ Hz. If 010 <sub>B</sub> typ. update frequency $f_{Update} \approx 24$ Hz. If 011 <sub>B</sub> typ. update frequency $f_{Update} \approx 12$ Hz. If 100 <sub>B</sub> typ. update frequency $f_{Update} \approx 6$ Hz. If 101 <sub>B</sub> typ. update frequency $f_{Update} \approx 3$ Hz. If 110 <sub>B</sub> typ. update frequency $f_{Update} \approx 0.4$ Hz. If 111 <sub>B</sub> typ. update frequency $f_{Update} \approx 0.05$ Hz.
Reserved	4:0		<b>Factory settings</b>

Back to [TLE493D-W2B6 Bitmap](#).

### 1.2.5 Diagnostic, status and version registers

The device provides diagnostic and status information in register 06<sub>H</sub> and version information in register 16<sub>H</sub>.

#### Sensor diagnostic and status register

Register name	Address	Reset Value
Diag	06 <sub>H</sub>	60 <sub>H</sub>

7	6	5	4	3	2	1	0
<b>P</b>	<b>FF</b>	<b>CF</b>	<b>T</b>	<b>PD3</b>	<b>PD0</b>	<b>FRM</b>	

Field	Bits	Type	Description
P	7	r	<b>Bus parity</b> This bit adds up to an odd parity of the registers 00 <sub>H</sub> through 05 <sub>H</sub> (including 05 <sub>H</sub> ), described in <a href="#">Chapter 1.2.2</a> . The parity bit is generated during the I <sup>2</sup> C readout. The address byte, register byte and acknowledge bits are not included in the parity sum. If the parity calculated by the microcontroller after I <sup>2</sup> C reads is incorrect, these values must be treated as invalid.

Field	Bits	Type	Description
FF	6	r	<b>Fuse parity flag</b> Provides a flag from the internal fuse parity check of registers 11 <sub>H</sub> to 15 <sub>H</sub> . This parity check includes the <b>FP</b> bit. If 1 <sub>B</sub> parity is OK. If 0 <sub>B</sub> the parity is not correct. The sensor must be considered defective and must no longer be used. A sensor with an invalid fuse parity disconnects its SDA. It will automatically go to low-power mode and only uses the /INT signal to communicate the error (collision avoidance is enabled).
CF	5	r	<b>Wake Up and configuration parity flag</b> Provides a flag from the internal configuration and Wake Up parity check of registers 07 <sub>H</sub> through 10 <sub>H</sub> (including 10 <sub>H</sub> ) without WA TST and PH bit. This parity check includes the <b>CP</b> bit. If 1 <sub>B</sub> parity is OK. If 0 <sub>B</sub> parity is not OK, or after startup or after reset the <b>CP</b> bit is false to indicate a reset of all registers. Thus the <b>CP</b> bit has to be corrected once after startup or a reset.
T	4	r	<b>Test mode</b> If 1 <sub>B</sub> test mode is enabled. Data in registers 00 <sub>H</sub> till 05 <sub>H</sub> are either test results or - after a "ADC restart" - invalid measurement data. If 0 <sub>B</sub> test mode is disabled, valid measurement data available.
PD3	3	r	<b>Power-down flag 3</b> If 1 <sub>B</sub> ADC-conversion of Temp is completed and valid measurement data can be read out. Thus it must be 1 <sub>B</sub> at readout. If 0 <sub>B</sub> ADC-conversion of Temp is running and read measurement data are invalid. Any readout with PD3 bit = 0 <sub>B</sub> should be considered invalid. At startup, this is 0 <sub>B</sub> until one ADC conversion has been performed. The value then changes to 1 <sub>B</sub> .
PD0	2	r	<b>Power-down flag 0</b> If 1 <sub>B</sub> the ADC conversion of Bx is completed and valid measurement data can be read out. Thus it must be 1 <sub>B</sub> at readout. If 0 <sub>B</sub> the ADC conversion of Bx is running and read measurement data are invalid. Any readout with PD0 bit = 0 <sub>B</sub> should be considered invalid. At startup, this is 0 <sub>B</sub> until one ADC conversion has been performed. The value then changes to 1 <sub>B</sub> .
FRM	1:0	r	<b>Frame counter</b> Increments at every updated ADC-conversion, once a X/Y/Z/T or X/Y/Z or X/Y conversion is completed and the new measurement data have been stored in the registers 00 <sub>H</sub> till 05 <sub>H</sub> . The microcontroller shall check if bits change in consecutive conversion runs.

Back to [TLE493D-W2B6 Bitmap](#).



## TLE493D-W2B6

### I<sup>2</sup>C Registers

#### Version register

Register name	Address	Reset Value
Ver	16 <sub>H</sub>	C9 <sub>H</sub> , D9 <sub>H</sub> or E9 <sub>H</sub>

7	6	5	4	3	0
<b>Reserved</b>		<b>TYPE</b>		<b>HWV</b>	

Field	Bits	Type	Description
Reserved	7:6		Factory settings
TYPE	5:4	r	Chip feature If 00 <sub>B</sub> , 10 <sub>B</sub> or 01 <sub>B</sub> : device with Wake Up feature.
HWV	3:0	r	Hardware revision If 9 <sub>H</sub> it is the B21 design step.

Back to [TLE493D-W2B6 Bitmap](#).

## 2 I<sup>2</sup>C Interface

The TLE493D-W2B6 uses Inter-Integrated Circuit (I<sup>2</sup>C) as the communication interface with the microcontroller.

The I<sup>2</sup>C interface has three main functions:

- Sensor configuration.
- Transmit measurement data.
- Interrupt handling.

This sensor provides two I<sup>2</sup>C read protocols:

- 16-bit read frame ( $\mu$ C is driving data), so called **2-byte read command**.
- 8-bit read frame ( $\mu$ C is driving data), so called **1-byte read command**.

### 2.1 I<sup>2</sup>C protocol description

The TLE493D-W2B6 provides one I<sup>2</sup>C write protocol, based on 2 bytes and two I<sup>2</sup>C read protocols. Default is the 2-byte read protocol. With the **PR** bit it can be selected, if the 1-byte read protocol or the 2-byte read protocol is used.

#### 2.1.1 General description

- The interface conforms to the I<sup>2</sup>C fast mode specification (400kBit/sec max.), but can be driven faster according to the data sheet.
- The TLE493D-W2B6 does not support “repeated starts”. Each addressing requires a start condition.
- The interface can be accessed in any power mode.
- The data transmission order is Most Significant Bit (MSB) first, Least Significant Bit (LSB) last.
- A I<sup>2</sup>C communication is always initiated with a start condition and concluded with a stop condition by the master (microcontroller). During a start or stop condition the SCL line must stay “high” and the SDA line must change its state: SDA line falling = start condition and SDA line rising = stop condition.
- Bit transfer occur when the SCL line is “high”.
- Each byte is followed by one ACK bit. The ACK bit is always generated by the recipient of each data byte.
  - If no error occurs during the data transfer, the ACK bit will be set to “low”.
  - If an error occurs during the data transfer, the ACK bit will be set to “high”.


#### 2.1.2 I<sup>2</sup>C write command

Write I<sup>2</sup>C communication description:

- The purpose of the sensor address is to identify the sensor with which communication should occur. The sensor address byte is required independently of the number of sensors connected to the microcontroller.
- The register address identifies the register in the bitmap (according to **Figure 1**) with which the first data byte will be written.
- Data bytes are transmitted as long as the SCL line generates pulses. Each additional data byte increments the register address until the stop condition occurs.
- Bytes transmitted beyond the register address frame are ignored and the corresponding ACK bit is sent “high”, indicating an error.

The I<sup>2</sup>C write communication frame consists of:

- The start condition.
- The sensor address, according to [Table 4](#).
- Write command bit = “low” (read = “high”).
- Acknowledge ACK.
- Trigger bits, according to [Table 6](#).
- The register address, according to [Figure 1](#).
- Acknowledge ACK.
- Writing of one or several bytes to the sensor, each byte followed by an acknowledge ACK.
- The stop condition.



**Figure 2** General I<sup>2</sup>C write frame format: Write data from microcontroller to sensor


### Trigger bits in the I<sup>2</sup>C protocol

The trigger bits are used in Power Down Mode. The Power Down Mode is used in the Master Controlled Mode, when no measurement is running. Thus the trigger bits are relevant for the Master Controlled Mode as well.


For a more silent measurement environment it is recommended to separate the measurement and the communication by using the trigger bits = 100<sub>B</sub> and communicate only between two measurements without any overlap of measurement and communication.

**Table 6** I<sup>2</sup>C trigger bits


Trigger-bit 7	Trigger-bit 6	Trigger-bit 5	Trigger command
0 <sub>B</sub>	0 <sub>B</sub>	0 <sub>B</sub>	no ADC trigger
0 <sub>B</sub>	0 <sub>B</sub>	1 <sub>B</sub>	ADC start after I <sup>2</sup> C write frame is finished, <a href="#">Figure 4</a>
0 <sub>B</sub>	1 <sub>B</sub>	0 <sub>B</sub>	ADC start before sending first MSB of data registers, <a href="#">Figure 3</a>
0 <sub>B</sub>	1 <sub>B</sub>	1 <sub>B</sub>	no ADC trigger
1 <sub>B</sub>	0 <sub>B</sub>	0 <sub>B</sub>	ADC start after read out of register 06 <sub>H</sub> is finished, <a href="#">Figure 5</a>
1 <sub>B</sub>	0 <sub>B</sub>	1 <sub>B</sub>	no ADC trigger
1 <sub>B</sub>	1 <sub>B</sub>	0 <sub>B</sub>	no ADC trigger
1 <sub>B</sub>	1 <sub>B</sub>	1 <sub>B</sub>	no ADC trigger



**Figure 3** ADC start before sending first MSB of data registers, I<sup>2</sup>C trigger bits 010<sub>B</sub>.



**Figure 4** ADC start after I<sup>2</sup>C write frame is finished, I<sup>2</sup>C trigger bits 001<sub>B</sub>.



**Figure 5** ADC start after read out of register 06<sub>H</sub> is finished, I<sup>2</sup>C trigger bits 100<sub>B</sub>.

### Example I<sup>2</sup>C write communication


An example of a write communication is provided in [Figure 6](#).

In this example the sensor with the address 6A<sub>H</sub> / 6B<sub>H</sub> (see [Table 4](#)) should be configured for:

- Master Controlled Mode,
- /INT disabled,
- Clock stretching enabled,
- No trigger of a measurement.
- Other settings should be kept as is.

### Implementation:

- The microcontroller generates a start condition.
- Configuration changes can only be performed with a write command. The address for write operation of this sensor is  $6A_H = 01101010_B$ .
- If the sensor detects no error, the  $ACK = 0_B$  is transmitted back to the microcontroller.
- No measurement is performed if the trigger bits =  $000_B$ .
- The register to change the required settings is  $11_H$  according the bitmap **Figure 1** =  $10001_B$ .
- If the sensor detects no error, the  $ACK = 0_B$  is transmitted back to the microcontroller.
- The parity bit "FP" is the odd parity of the registers  $11_H$  and  $13_H$  (bits 7:5), see **FP** register, thus it is not possible to quantify it in this example.
- The sensor address should not be changed, i.e. the sensor address  $6A_H / 6B_H$  should be kept. Thus the **IIAddr** bits =  $00_B$ , see **IIAddr** registers.
- The 2-byte protocol should be kept as is. Thus the **PR** bit =  $0_B$ .
- In order to enable clock stretching and disable /INT the **CA** bit must be set to  $0_B$  and the **INT** bit must be set to  $1_B$  (see **Table 5**).
- To use the Master Controlled Mode the **MODE** bits must be set to  $01_B$ .
- If the sensor detects no error the  $ACK = 0_B$  is transmitted back to the microcontroller.
- The microcontroller generates the stop condition.



**Figure 6** Example I<sup>2</sup>C frame format 2-byte: Write data from microcontroller to sensor

### 2.1.3 I<sup>2</sup>C read commands


#### Read I<sup>2</sup>C communication description:

- The purpose of the sensor address is to identify the sensor with which communication should occur. The sensor address byte is required independently of the number of sensors connected to the microcontroller.
- Only available in the 2-byte read command: The register address identifies the register in the bitmap (according **Figure 1**) from which the first data byte will be read.  
In the 1-byte read command the read out starts always at the register address  $00_H$ .
- As many data bytes will be transferred as long as pulses are generated by the SCL line. Each additional data byte increments the register address. Until the stop condition occurs.
- If bytes are read beyond the register address frame the sensor keeps the  $SDA = 1_B$ .
- If the microcontroller reads data and does not acknowledge the sensor data ( $ACK = 1_B$ ) the sensor keeps the  $SDA = 1_B$  until the next stop condition.

### 2.1.3.1 2-byte read command

The I<sup>2</sup>C read communication frame consists of:

- The start condition.
- The sensor address, according to [Table 4](#).
- Read command bit = “high” (write = “low”).
- Acknowledge ACK.
- Trigger bits, according to [Table 6](#).
- The register address, according to [Figure 1](#).
- Acknowledge ACK.
- Reading of one or several bytes from the sensor, each byte followed by an acknowledge ACK.
- The stop condition.



**Figure 7** General I<sup>2</sup>C frame format 2-byte: Read data from sensor to microcontroller


### 2.1.3.2 1-byte read command

The 1-byte read mode can be entered, by configuring the [PR](#) bit with an write communication. E.g. with the write cycle:

- start condition
- 6A<sub>H</sub> (sensor address)
- 11<sub>H</sub> (register address)
- XXX1 XXXX<sub>B</sub> ([PR](#) bit = 1<sub>B</sub>)
- stop condition

The I<sup>2</sup>C communication frame consists of:

- The start condition.
- The sensor address, according to [Table 4](#).
- Read command bit = “high” (write = “low”).
- Acknowledge ACK.
- Reading of one or several bytes from the sensor, each byte followed by an acknowledge ACK.
- The stop condition.

I<sup>2</sup>C Interface

**Figure 8** General I<sup>2</sup>C frame format 1-byte: Read data from sensor to microcontroller


### Example I<sup>2</sup>C 1-byte read communication

An example of a read communication is provided in [Figure 9](#).

In this example, the sensor with the address  $F0_H$  /  $F1_H$  (see [Table 4](#)) should read out the measurement values, registers  $00_H$  -  $05_H$  and the diagnostic register  $06_H$ :

Implementation:

- The microcontroller generates a start condition.
- The address for read operation of this sensor is  $F1_H = 11110001_B$ . This address value must be transmitted by the microcontroller to the sensor.
- If the sensor detects no error, the  $ACK = 0_B$  is transmitted back to the microcontroller.
- The microcontroller must go on clocking the SCL line.
- The sensor transmits 8 data bits of register  $00_H$  to the microcontroller.
- If the microcontroller detects no error the  $ACK = 0_B$  is transmitted back to the sensor.
- The microcontroller must go on clocking the SCL line.
- The sensor transmits 8 data bits of register  $01_H$  to the microcontroller.
- ...
- After transmitting the register  $06_H$  the microcontroller transmits a ACK.
- The microcontroller generates the stop condition.



**Figure 9** Example I<sup>2</sup>C frame format 1-byte: Read data from sensor to microcontroller

## 2.2 Collision avoidance and clock stretching

Using the configuration bits **CA** and **INT**, collision avoidance and clock stretching can be configured. An overview is given in [Table 5](#). An example without collision avoidance and clock stretching is shown in [Figure 10](#). In this example:

- the sensor interrupt disturbs the I<sup>2</sup>C clock, causing an additional SCL pulse which shifts the data read out by one bit.
- the data read out starts when the ADC conversion is running.




Figure 10 Example without collision avoidance **CA** bit = 1<sub>B</sub> and **INT** bit = 0<sub>B</sub>

### 2.2.1 Collision avoidance (**CA** bit = 0<sub>B</sub> and **INT** bit = 0<sub>B</sub>)

In a bus configuration combined with an activated interrupt signal /INT it must be assured, that during any communication no interrupt /INT occurs. With collision avoidance enabled, the sensor monitors for any start/stop condition, even if it does not detect a valid bus address. The interrupt signal /INT is omitted whenever a start condition is detected, as shown in [Figure 11](#), in contrast to [Figure 10](#). Only after a stop condition is detected, the interrupt signal /INT is generated by the sensor.

It is strongly recommended to use the collision avoidance feature whenever the interrupt signal /INT is used.




Figure 11 Example with collision avoidance **CA** bit = 0<sub>B</sub> and **INT** bit = 0<sub>B</sub>



### 2.2.2 Clock stretching (CA bit = 0<sub>B</sub> and INT bit = 1<sub>B</sub>)

With the clock stretching feature, the data read out starts after the ADC conversion is finished. Thus it can be avoided that during an ADC conversion old or corrupted measurement results are read out, which may occur when the ADC is writing to a register while this is being read out by the microcontroller. The clock stretching feature is shown in Figure 12 in combination with a 1-byte read command. Clock stretching can also be used with a 2-byte read command.

The sensor pulls the SCL line to low during the following situation:

- An ADC conversion is in progress.
- The sensor is addressed for register read (writes are never affected by clock stretching).
- The sensor is about to transmit the valid ACK in response to the I<sup>2</sup>C addressing of the microcontroller.




Figure 12 Example with clock stretching CA bit = 0<sub>B</sub> and INT bit = 1<sub>B</sub>

### 2.3 Sensor reset by I<sup>2</sup>C

If the microcontroller is reset, the communication with the sensor may be corrupted, possibly causing the sensor to enter an incorrect state. The sensor can be reset via the I<sup>2</sup>C interface by sending the following command sequence from the microcontroller to the sensor:

- Start condition,
- sending FF<sub>H</sub>,
- stop condition.
- Start condition,
- sending FF<sub>H</sub>,
- stop condition.
- Start condition,
- sending 00<sub>H</sub>,
- stop condition.
- Start condition,
- sending 00<sub>H</sub>,
- stop condition.
- 30μs delay.

After a reset, the sensor must be reconfigured to the desired settings.

The reset sequence uses twice the identical data to assure a proper reset, even when an unexpected /INT pulse occurs.

Spikes can be interpreted as bus signals causing an action. E.g. when the collision avoidance feature is active and if the SDA line spikes together with SCL line this could be interpreted as start condition, blocking further /INT pulses until a stop condition appears on the bus. In such a case the sensor must be reset in order to initialize it. If the sensor does not respond after the reset, it must be considered defective.

Such spikes may occur as the sensor powers up. Because of this we recommend to using the reset sequence after each power up before configuring the sensor.

If the microcontroller resets during an ongoing I<sup>2</sup>C communication, the SDA line could get stuck low. This would block the I<sup>2</sup>C bus and is a well-known limitation of the I<sup>2</sup>C interface. To recover from this situation please use the reset sequence described in this chapter.

## 2.4 Sensor Initialization and Readout example

To ensure that both the microcontroller and the sensor are synchronized and properly initialized, it is recommended to apply the I<sup>2</sup>C reset and upload the fuse and Wake Up register settings each time the microcontroller is reset, see [Figure 13](#).





Figure 13 Microcontroller software flowchart for TLE493D-W2B6

## 2.5 Loss of $V_{DD}$ impact on I<sup>2</sup>C bus

If the SDA or SCL line is pulled “low” and the sensor is disconnected from the  $V_{DD}$  supply line, the affected I<sup>2</sup>C line will most likely get a stuck in the Low state and will interfere with the communication on the bus.




**Figure 14** Example of I<sup>2</sup>C bus and a TLE493D-W2B6 with disconnected  $V_{DD}$

When  $V_{DD}$  is pulled to GND the SDA and SCL line will not disturb the bus.

### 3 Wake Up mode


The Wake Up mode (or short WU mode) is intended to be used together with the automated sensor modes (e.g. Low Power mode or Fast mode). In principle, it works with the Master Controlled mode as well, but it might not really be useful there because a controlled trigger usually implies the need to acquire a new measurement. This WU mode can be used to allow the sensor to continue making magnetic field measurements while the  $\mu\text{C}$  is in the power-down state, which means the microcontroller will only consume power and access the sensor if relevant measurement data is available. This can be done either by using static thresholds (e.g. for applications where only movements of magnets away from a default position are relevant) or by using dynamic thresholds (where any movement over a specific uncertainty limit should be detected once). The figure below illustrates these two cases.



**Figure 15** Static or Dynamic Wake Up Threshold Operation of the TLE493D-W2B6

This dynamic WU mode operation offers another option which is particularly useful in Fast mode with limited I<sup>2</sup>C bus capabilities and/or low bit rates. In this case, the WU mode can act as a “data filter” to reduce the bus load by preventing sensor data from being read that does not change significantly. So due to an interrupt, the new WU levels are adapted to the actual value read (for each X, Y, Z channel individually). This provides low latencies for detecting changes but reduces interrupts caused by similar values. If the collision avoidance feature is also used, the readout may take even longer than one conversion time (but this readout speed adds to the overall signal latency as well). As the thresholds also need to be set, a complete data read and set of new WU thresholds is not even feasible with the fastest specified bit rate within one sensor sample time in Fast mode.

The next figure illustrates this more clearly:



**Figure 16** Dynamic Wake Up Threshold Operation of the TLE493D-W2B6 for Bandwidth Reduction

To sum this up, we can state that this dynamic WU mode operation together with the Fast mode set allows detecting and reading significant value changes with low latency, even if the bit rate of the I<sup>2</sup>C cannot be set fast enough to read the data for each set of sensor data generated.

### 3.1 Wake Up activation

The Wake Up function can be activated with the **WU** bit and by modifying at least one of the Wake Up threshold registers of address 07<sub>H</sub> to 0F<sub>H</sub>, see [Chapter 1.2.3](#).

Please note that the Wake Up registers cover bit 11 to bit 1. Bit 0 is not accessible, but internally set with 0<sub>B</sub> to get a 12-bit value, for comparison with the 12-bit magnetic field value registers Bx, By and Bz.

### 3.2 Wake Up constraints

The Wake Up threshold range disabling /INT pulses between upper threshold and lower threshold is limited to a window of the half output range.

This window itself can be moved inside the full output range, as illustrated in [Figure 17](#).

Equation (3.1)

$$\text{„Wake Up upper threshold“}_D > \text{„Wake Up lower threshold“}_D$$

Equation (3.2)

$$\text{„Wake Up upper threshold“}_D - \text{„Wake Up lower threshold“}_D < 2048_D \text{LSB}_{12}$$




Figure 17 Wake Up enable and disable range examples

### 3.3 Wake Up in combination with the angular mode

In angular mode, see [DT](#) and [AM](#) bit, the

- “Wake Up Y upper threshold” must be written to the registers 0C<sub>H</sub> and 0F<sub>H</sub> (5 ... 3) (ZH in [Figure 1](#)).
- “Wake Up Y lower threshold” must be written to the registers 0B<sub>H</sub> and 0F<sub>H</sub> (3 ... 1) (ZL in [Figure 1](#)).

## 4 Diagnostic and tests

The sensor TLE493D-W2B6 provides diagnostic functions and test functions:

- Diagnostic functions [Chapter 4.1](#):  
These functions are running in the background, providing results, which can be checked by the microcontroller for the verification of the measurement results.
- Test functions [Chapter 4.2](#):  
These functions are only executed by the sensor following a request by the microcontroller. The test functions provides test values instead of measurement values, which can be used to check if the sensor is working properly.

### 4.1 Diagnostic functions

To ensure the integrity of received data the following diagnostic functions are available.

#### 4.1.1 Parity bits and parity flags

**Parity bits:**

- **FP** (mode parity bit)
- **CP** (Wake Up and configuration parity bit)
- **P** (bus parity bit)

**Parity flags:**

- **FF** (mode parity flag)
- **CF** (Wake Up and configuration parity flag)

#### 4.1.2 Test mode

The device is in test mode, this is indicated by the **T** register (Diag register 06<sub>H</sub> bit 4).

#### 4.1.3 Power-down flags

During measurements and during ADC conversion, the sensor monitors if the supply voltage is correct and if the conversion is finished. This is indicated by the **PD3** and **PD0** registers.

#### 4.1.4 Frame Counter

The frame counter **FRM** registers is incremented by one when a conversion is completed.

#### 4.1.5 Device address

The TLE493D-W2B6 can be ordered with different default addresses. This device address can be read out with the **IICAdr** registers.



## 4.2 Test functions

The TLE493D-W2B6 includes three test functions which can be activated by the microcontroller, using the **TST** registers in combination with the **PH** registers:

- Vhall/Vext test: checks the whole signal path from sensor to microcontroller [Chapter 4.2.1](#).
- Spintest: checks all Spin-switches, the Hall-offset and the ADC-offset [Chapter 4.2.2](#).
- SAT-test: checks the whole digital path from sensor to microcontroller [Chapter 4.2.3](#).

### 4.2.1 Vhall/Vext test mode

This test checks the whole signal path, including the Hall plates, Hall biasing, multiplexer, ADC, data registers, oscillator, power management unit, interface, and the bandgap reference voltage. It also detects whether any Hall switch for the spinning (also known as chopping) is open or short.

#### 4.2.1.1 Test description

Instead of measuring the actual Hall voltages on the probe (which depend on the external magnetic field), a measurement cycle is performed where a voltage drop across the Hall probes is measured. For the temperature sensor, an external voltage (via the  $V_{DD}$  pin) is connected.

As the voltage drop across the Hall probes and the external voltage is known, any unexpected output would detect a malfunctioning of the internal Hall biasing or the signal path.

This test should be executed in module production test first. The values generated in this first test should be compared, if inside the limits listed in [Table 7](#) and stored on module level. During module life time this stored values should be compared with additional life time tests and compared, if the values are inside the limits listed in [Table 7](#).

#### 4.2.1.2 Test implementation

The test is performed as described below:

- Set the **TST** registers according to Vhall/Vext test.
- Trigger a new measurement.
- Read the value of Bx, By, Bz and Temp.

##### Vhall test:

- Check that Bx, By, Bz and T have values inside the limits of [Table 7](#).
- Testing one voltage reference is sufficient to cover the Vhall test.

##### Vext test:

- Make the microcontroller aware of the  $V_{DD}$ -pin voltage.
- Convert the Temp registers (11 ... 2) to Vext (11 ... 0) by multiplying the 10-bit Temp registers by  $4_D$ .
- Check that the Vext value corresponds to the values listed in [Table 7](#).

##### After the test:

- Continue with another test or leave the test mode by setting the **TST** registers accordingly.

##### Timing


- Typ. 0.5 ms are required for this implementation at an I<sup>2</sup>C interface baud rate of 400 kbit/s.
- Typ. 0.3 ms are required for this implementation at an I<sup>2</sup>C interface baud rate of 1 Mbit/s.

### 4.2.1.3 Test reference values

The test limits are different for production and life time. Both is shown in [Table 7](#) and illustrated in [Figure 18](#).

**Table 7** Vhall/Vext diagnostic limits TLE493D-W2B6

Diagnostic test	Module production test. Checked and stored for product life time				Temperature and lifetime drift of stored product values		
	Unit	min.	typ.	max.	Unit	min.	max.
Vhall X @ 3.3V	LSB <sub>12</sub>	400	630	900	%	-20	+20
Vhall Y @ 3.3V	LSB <sub>12</sub>	400	630	900	%	-20	+20
Vhall Z @ 3.3V	LSB <sub>12</sub>	500	830	1200	%	-30	+30
Vext @ 3.3V	LSB <sub>12</sub>	1100	1370	1650	%	-15	+15



**Figure 18** Vhall/Vext diagnostic limits vs. lifetime

## 4.2.2 Spintest mode

This test checks the correct spinning (also known as chopping) of all four phases of a Hall probe for the three channels Bx, By and Bz of the sensor and that the Hall probes offset and the ADC offset is within specified limits. Also offers diagnostic coverage for the multiplexer, ADC, oscillator and power management unit. Limited coverage for the biasing, registers and interface as well.

### 4.2.2.1 Test description

In a magnetic measurement run, the result of the four spins is:

Equation (4.1)

$$4V_H + (2V_{Oh} - 2V_{Oh} + 2V_{Oa} - 2V_{Oa}) = 4V_H$$

- $V_H$  is the voltage at the Hall probes
- $V_{Oh}$  is the voltage offset at the Hall probes
- $V_{Oa}$  is the voltage offset at the ADC

By spinning the measurement four times at the Hall probes, the Hall offset and the ADC offset are eliminated in magnetic measurements. The Spintest can be used to measure these offsets.

The PH register selects, which Hall probe is measured by the Spintest, see [Table 3](#). This Hall probe is then measured four times, and every time another spinning phase is disregarded, see [Figure 19](#). Thus, four results are stored in the registers Bx (11 ... 0), By (11 ... 0), Bz (11 ... 0) and T (11 ... 2).

The ADC offset can be measured with  $PH = 11_B$ . In this Spintest, the ADC compares the temperature sensor with an internal reference voltage. During the test, the temperature and the reference are swapped (setting1 and

setting2). The offset of the ADC can be calculated according to [Equation \(4.5\)](#). The temperature, including the offset, can be calculated according to [Equation \(4.4\)](#).

Each Spintest Bx, By, Bz and T has the same duration as a measurement cycle consisting of a Bx, By, Bz and T measurement.




Figure 19 Spintest concept of one Hall probe, please see also [Table 3](#)

Disabling the first or the forth phase leads to the following result:

Equation (4.2)

$$3V_H + (1V_{Oh} - 2V_{Oh} + 1V_{Oa} - 2V_{Oa}) = 3V_H - 1V_{Oh} - 1V_{Oa}$$

Disabling the second or the third phase leads to the following result:

Equation (4.3)

$$3V_H + (2V_{Oh} - 1V_{Oh} + 2V_{Oa} - 1V_{Oa}) = 3V_H + 1V_{Oh} + 1V_{Oa}$$

**Spintest magnetic field calculation:**

Equation (4.4)

$$B_{X,Y,Z(Spin)} = \frac{B_X(11 \dots 0) + B_Y(11 \dots 0) + B_Z(11 \dots 0) + 4 \cdot Temp(11 \dots 2)}{3}$$

**Spintest offset calculation:**

Equation (4.5)

$$V_{Oh} = \frac{B_X(11 \dots 0) + 4 \cdot Temp(11 \dots 2) - B_Y(11 \dots 0) - B_Z(11 \dots 0)}{4} + 512$$

#### 4.2.2.2 Test implementation

The test is performed as described below:

- Set the **TST** registers according “no test”.
- Read and store the values of Bx, By and Bz of any magnetic measurement.
- Set the **TST** registers according Spintest.
- Set the **PH** registers to 00<sub>B</sub> to test the Bx Hall probe.
- Trigger a new measurement.
- Read the value of Bx, By, Bz and Temp.  
Please note: The Temp (11 ... 2) needs to be multiplied by 4<sub>D</sub> to get the 12-bit Temp-value.
- Calculate the offset with **Equation (4.5)** and check against the values listed in **Table 8**.
- For a proper test result the magnetic field must be stable during the test. This can be checked by calculating the magnetic field from the Spintest with **Equation (4.4)** and comparing the result with the latest “no test” measurement. If a difference in value is identified, the test can be run again to discard that the fault is due to a change of the magnetic field (instead of a chip fault).
- Repeat the last five steps (**PH** setting, measurement trigger, value read out, ...) with **PH** registers incrementing to 01<sub>B</sub>, 10<sub>B</sub> and 11<sub>B</sub>, according **Table 3**.

#### After the test:

- Continue with another test or leave the test mode by setting the **TST** registers accordingly.

#### Timing

- Typ. 2.3 ms are required for this implementation at an I<sup>2</sup>C interface baud rate of 400 kbits/s.
- Typ. 1.4 ms are required for this implementation at an I<sup>2</sup>C interface baud rate of 1 Mbit/s.

#### 4.2.2.3 Test reference values

The test limits are different for production and life time. Both is shown in **Table 8** and illustrated in **Figure 20**. The spintest should be executed during the module production test first. The offset values (**Equation (4.5)**) generated in the first test should be compared to make sure that they are inside the limits specified in **Table 8**, section “Module production test” and stored on module level. During module lifetime these stored values must be compared in an additional Spintest to check if the values are inside the limits listed in **Table 8**, section “Temperature and lifetime drift”.

**Table 8 Spintest diagnostic limits TLE493D-W2B6**

Diagnostic test	V <sub>Oh</sub> module production test. Checked and stored for product life time			Temperature and lifetime drift of stored product V <sub>Oh</sub> values		
	Unit	min.	max.	Unit	min.	max.
Spintest X @ 3.3V	LSB <sub>12</sub>	-200	+200	LSB <sub>12</sub>	-130	+130
Spintest Y @ 3.3V	LSB <sub>12</sub>	-200	+200	LSB <sub>12</sub>	-130	+130
Spintest Z @ 3.3V	LSB <sub>12</sub>	-160	+160	LSB <sub>12</sub>	-60	+60
Spintest T @ 3.3V	LSB <sub>12</sub>	-160	+160	LSB <sub>12</sub>	-60	+60




Figure 20 Spintest diagnostic limits vs. lifetime

### 4.2.3 SAT-test mode

This test checks the whole digital signal path from sensor to microcontroller. This includes the ADC's digital core, the data register, the I<sup>2</sup>C interface and the I<sup>2</sup>C bus as well.

#### 4.2.3.1 Test description

This test checks the Successive Approximation and Tracking (SAT) mechanism used for the four spin phases of each data channel (Hall probes and temperature sensor).

The results, listed in [Table 3](#) are outside of the specified linear range for Hall values and temperature. Thus, it is possible to easily distinguish between values from the test mode and values from normal operation. An unintended enabling of the test can therefore be identified.

#### 4.2.3.2 Test implementation

The test is performed as described below:

- Set the test register [TST](#) accordingly.
- Select one combination of [PH](#) and [X2](#) register out of [Table 3](#).  
Please note: One combination is sufficient for a valid SAT-test.
- Trigger a new measurement.
- Read the values of Bx, By, Bz and Temp and compare if they are inside the limits specified in [Table 3](#).

#### After the test:

- Continue with another test or leave the test mode by setting the [TST](#) registers accordingly.

#### Timing

This test requires one write command with three data bytes and one readout with seven data bytes and the measurement run time. The readouts may take place immediately after a new diagnostic is set and the measurement is triggered.

- Typ. 0.5 ms are required for this implementation at an I<sup>2</sup>C interface baud rate of 400 kbit/s.
- Typ. 0.3 ms are required for this implementation at an I<sup>2</sup>C interface baud rate of 1 Mbit/s.

### 4.3 Magnetic measurement implementation

A magnetic measurement can be performed as described below:

- Set the **TST** registers according “no test”.
- Trigger a measurement.
- Read the value of Bx, By, Bz and Temp.  
Please note: The Temp (11 ... 2) needs to be multiplied by  $4_D$  to get the 12-bit Temp-value.

#### Timing

- Typ. 0.5 ms are required for this implementation at an I<sup>2</sup>C interface baud rate of 400 kbit/s.
- Typ. 0.3 ms are required for this implementation at an I<sup>2</sup>C interface baud rate of 1 Mbit/s.

## 5 Terminology

### A

ACK	Acknowledge
ADC	Analog/Digital Converter
adr	address

### E

EMC	Electromagnetic Compatibility
-----	-------------------------------

### G

GND	Ground
-----	--------

### I

ID	IDentification
I <sup>2</sup> C (I2C)	Inter-Integrated Circuit
/INT	Interrupt pin, Interrupt signal

### L

LSB	Least Significant Bit
-----	-----------------------

### M

Magnetic field	Magnetic flux density that the sensor measures.
min	minimum
MSB	Most Significant Bit
max	maximum

### P

PCB	Printed Circuit Board
-----	-----------------------

### R

reg	register
-----	----------

### S

SCL	Clock pin
SDA	Data pin
Sensor	Refers to the TLE493D-W2B6 product
Sensor module	Refers to the TLE493D-W2B6 product and all the passive elements in the customer's module
Supply	Refers to the sensor supply pins V <sub>DD</sub> and GND (the unused pins are assumed to be connected to GND as well).

### V

V <sub>DD</sub>	Supply voltage
-----------------	----------------

### W

WU	Wake Up
----	---------

### μ

μC	Microcontroller
----	-----------------

## 6 Revision history

Revision	Date	Changes
Ver. 0.4	2018-04-09	<p><a href="#">Chapter 4.2.2.2</a> updated.</p> <p><a href="#">PRD</a> bit description updated.</p> <p><a href="#">Table 8</a> updated.</p> <p>Editorial changes.</p>
Ver. 0.3	2018-03-14	<p><a href="#">Figure 1</a> updated CP bit related registers. <a href="#">CP</a> and <a href="#">CF</a> bit description.</p>
Ver. 0.2	2018-03-09	<p>Whole document: Editorial changes.</p> <p>Whole document: “usable-range” (old) replaced with “full-range” (new) and “half-range” (old) replaced with “short-range” (new).</p> <p><a href="#">Chapter 2 I2C Interface</a> added.</p> <p><a href="#">Table 1</a> added.</p> <p>Register Table <a href="#">Power mode, interrupt, address, parity, Temp2</a> reset values updated, <a href="#">FP</a> bit description updated, <a href="#">PR</a> bit description updated and <a href="#">CA</a> bit description updated.</p> <p><a href="#">FP</a> bit description updated.</p> <p><a href="#">Table 4</a> updated.</p> <p><a href="#">Table 5</a>: table header updated.</p> <p><a href="#">Table 8</a> updated.</p> <p><a href="#">Chapter 4.2</a> test timings updated.</p> <p><a href="#">Figure 19</a> updated.</p> <p><a href="#">Chapter 4.2.2</a> updated.</p> <p><a href="#">Chapter 4.3</a> added.</p>
Ver. 0.1	2017-08-29	Initial release.



## Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

**Edition 2018-04-09**  
**Published by**  
**Infineon Technologies AG**  
**81726 Munich, Germany**

**© 2018 Infineon Technologies AG.**  
**All Rights Reserved.**

**Do you have a question about any aspect of this document?**  
**Email: [erratum@infineon.com](mailto:erratum@infineon.com)**

## Document reference

### IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office ([www.infineon.com](http://www.infineon.com)).

### WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.