

SRI CHARAN VASANTHA

sricharanvasantha@gmail.com | +91 9866949442 | Pandalapaka
linkedin.com/in/sricharan65 | github.com/vasanthasricharan | sricharanvasantha.vercel.app

PROFESSIONAL SUMMARY

Highly motivated ECE undergraduate specializing in VLSI Verification and RTL development. Proven ability in functional verification (SystemVerilog/UVM) and formal verification using Cadence JasperGold. Experienced in designing, simulating, and optimizing digital circuits, including a 20-slot Smart Parking System. Strong foundation in C/Python programming, with a 5-Star HackerRank achievement.

EDUCATION

Aditya Engineering College , Surampalem	2023 - 2027
B.Tech in Electronic and Communication Engineering	
Gamyam Intermediate College , G.Mamidada	2021 - 2023
Intermediate in MPC	Marks : 886

TECHNICAL SKILLS

HDL : Verilog, SystemVerilog, UVM, FPGA, RTL Design
Languages : C, C++(Basic), Python, HTML, CSS
Tools : VS Code, GitHub, Vercel, Cadence
Assembly : 8051, 8086

INTERNSHIP EXPERIENCE

• TechnicalHub (VLSI)	May 25 – April 26
Design and Verification Intern	Onsite
– Gained hands-on experience in digital electronics and Verilog through practical implementation.	
– Worked on designing, simulating, and optimizing digital circuits.	
– Developed Verilog-based modules for hardware development and testing	

PROJECTS

Smart Parking System – Verilog HDL github.com

- Designed a 20-slot automated parking system with entry/exit control logic using Verilog
- Implemented duration-based allocation and PIN-based verification with testbench validation
- Simulated and verified functionality using waveform analysis

JasperGold Formal VRF – Cadence

- Applied formal verification using Cadence JasperGold to validate RTL behavior
- Developed SystemVerilog Assertions (SVA) for functional correctness and protocol checking
- Identified corner-case bugs and analyzed counterexamples to debug design issues

CERTIFICATIONS

- Semiconductor 101 v1.0 – [Cadence Design Systems](#)
- Behavioral Modeling with Verilog AMS v23.0 – [Cadence](#)
- Digital IC Design Fundamentals v2.0 – [Cadence](#)
- SystemVerilog & Verilog – [Cadence](#)

ACHIEVEMENTS

- Selected for an educational visit to Indian Space Research Organisation (ISRO).
- Earned 5-Star Badge in C, C ++, and Python on HackerRank.