


PROCESSOR DESIGN

how to build your own



DOMINIK MEYER
byterazor@federationhq.de
30C3

profession

- research assistant at Helmut Schmidt University Hamburg
- research field: runtime reconfigurable systems

hobbies

- Field Programmable Gate Arrays (FPGAs)
- Hacking (VHDL, Perl, Linux, ...)
- Rowing

contact

- **web** : <http://byterazor.federationhq.de>
- eMail : byterazor@federationhq.de
- twitter: @byterazor


[http://byterazor.federationhq.de/download/
handout_30C3.pdf](http://byterazor.federationhq.de/download/handout_30C3.pdf)

- ① Introduction
- ② Functional Principle
- ③ Implementation
- ④ Presentations
- ⑤ Conclusion

- introduction to processor design
- nothing about processor performance
- just about a simple unpipelined processor core

Requirements ?

FPGA Board



Serial Connection to PC



```
entity c3b4bencoding is
  port (
    iRD    : in std_logic;
    iK     : in std_logic;
    iWord  : in std_logic_vector(2 downto 0);
    oWord  : out std_logic_vector(3 downto 0)
  );
end c3b4bencoding;
```

english <http://tams-www.informatik.uni-hamburg.de/vhdl/doc/cookbook/VHDL-Cookbook.pdf>


german <http://tams-www.informatik.uni-hamburg.de/vhdl/doc/ajmMaterial/vhdl.pdf>

Topic of this talk !

How ?

Not working alone !

System on Chip (SOC)



Remember: memory access is very slow, compared to intra processor memory

Instruction Set Architecture

Mnemonic	Parameter	Description
<i>li</i>	dst,<immediate>	$dst = immediate$
<i>loa</i>	dst,<address>	$dst = RAM(address)$
<i>sto</i>	op1,<address>	$RAM(address) = op1$
<i>shl</i>	dst,op1	$dst = shl(op1)$
<i>shr</i>	dst,op1	$dst = shr(op1)$
<i>add</i>	dst,op1,op2	$dst = op1 + op2$
<i>sub</i>	dst,op1,op2	$dst = op1 - op2$
<i>addc</i>	dst,op1,op2	$dst = op1 + op2 + C$
<i>subc</i>	dst,op1,op2	$dst = op1 - op2 - C$
<i>or</i>	dst,op1,op2	$dst = op1 \text{ or } op2$
<i>and</i>	dst,op1,op2	$dst = op1 \text{ and } op2$
<i>xor</i>	dst,op1,op2	$dst = op1 \text{ xor } op2$
<i>not</i>	dst,op1	$dst = not op1$
<i>jpz</i>	<address>	jump if zero to <address>
<i>jpc</i>	<address>	jump if carry to <address>
<i>jmp</i>	<address>	jump to address

```
// very simple multiplication
int main() {
    int a=5;
    int b=6;
    int result=0;

    int i;
    for (i=0; i<b; i++) {
        result += a;
    }

    return 0;
}
```

Play Compiler

```
// very simple multiplication
int main() {
    int a=5;
    int b=6;
    int result=0;


    int i;
    for (i=0; i<b; i++) {
        result += a;
    }

    return 0;
}
```

```
main:
    li $1, 5          # operand1
    li $2, 6          # operand2
    li $3, 0          # res reg

    li $4, 1          # for loop
    add $5, $0, $2    # cpy 1.op
loop:
    add $3,$3,$1      # add res
    sub $5,$5,$4      # decrement
    jpz end           # if zero
                      # jump end
    jmp loop
end:
```

Instruction Encoding



Instruction	Opcode
li	001111
add	000100
sub	000101
jpz	001100
jmp	001110
hlt	111111


Assembling + RAM Image

Address	Data	Comment
0	001111_00001_00000_00000_000000000101	li \$1, 5
1	001111_00010_00000_00000_000000000110	li \$2, 6
2	001111_00011_00000_00000_000000000000	li \$3, 0
3	001111_00100_00000_00000_000000000001	li \$4, 1
4	000100_00101_00000_00010_000000000000	add \$5, \$0, \$2
5	000100_00011_00011_00001_000000000000	add \$3, \$3, \$1
6	000101_00101_00101_00100_000000000000	sub \$5, \$5, \$4
7	001100_00000_00000_00000_00000001001	jpz end
8	001110_00000_00000_00000_00000000101	jmp loop
9	111111_00000_00000_00000_000000000000	hlt


Random Access Memory

word Addressing


icOperation = 0 write
= 1 read



Datapath



Control Unit



Theory Control Unit

Finite State Machine (FSM)

$$FSM_{Moore} = (S, I, O, f_t, f_o, z_0)$$

S: set of states

I: set of input signals

O: set of output signals


$$f_t : S \times I \Rightarrow Z$$

$$f_o : S \Rightarrow O$$


s_0 : the start state of the state machine

Theory Control Unit


Example FSM Graph




Simulation




Simulation




Simulation




Simulation




Simulation




Simulation




Simulation




Simulation




Simulation




Simulation




Simulation




Simulation




Simulation



Simulation



Simulation



Implementation

Example Implementations of Components

```
case sState is
when load      =>
    sState_next     <= decode;
when decode     =>
    case icOpCode is
        when shl       => sState_next <= exshl;
        when shr       => sState_next <= exshr;
        when sto       => sState_next <= exsto;
        when loa       => sState_next <= exloa;
        when li        => sState_next <= exli;
        when add       => sState_next <= exadd;
        when sub       => sState_next <= exsub;
        when addc      => sState_next <= exaddc;
        when subc      => sState_next <= exsubc;
        when opand     => sState_next <= exopand;
        when opor      => sState_next <= exopor;
        when opxor     => sState_next <= exopxor;
        when opnot     => sState_next <= exopnot;
```

```
case sState is
    when load      =>
        ocRnotWRam      <= '1'; -- read from RAM
        ocLoadEn        <= '0'; -- do not save result
        ocEnableRAM     <= '1'; -- enable RAM
        ocLoadInstr     <= '0'; -- load instruction
        ocNextPC        <= '0'; -- do not increment pc
        ocAddrSel       <= '1'; -- pc on addressbus
        ocJump          <= '0'; -- no ocJump

    when decode     =>
        ocRnotWRam      <= '1'; -- read from RAM
        ocLoadEn        <= '0'; -- do not save result
        ocEnableRAM     <= '0'; -- disable RAM
        ocLoadInstr     <= '1'; -- load instruction
        ocNextPC        <= '1'; -- increment pc
        ocAddrSel       <= '0'; -- pc on addressbus
        ocJump          <= '0'; -- no ocJump
```

Register File

```
process(iClk, iReset)
begin
    if (iReset = '1') then
        for i in 31 downto 0 loop
            registerFile(i) <= (others=>'0');
        end loop;

        sdCarry <= '0';
        sdZero  <= '0';
    elsif (rising_edge(iClk)) then
        if (icLoadEn = '1') then
            registerFile(to_integer(unsigned(icRegINsel))) <= idDataIn;
            sdCarry <= idCarryIn;
            sdZero  <= idZeroIn;
        end if;
    end if;
end process;

odRegA      <= registerFile(to_integer(unsigned(icRegAsel)));
odRegB      <= registerFile(to_integer(unsigned(icRegBsel)));
odCarryOut  <= sdCarry;
odZeroOut   <= sdZero;
```

Presentations

Geraffel Simple Processor Core

- This Processor Core
- 30Mhz on Virtex5 FPGA
- self written Assembler (Perl)

- Partial Reconfigurable Heterogenous System
- Arm810 (Armv4, no Thumb)
- 100 MHz (120Mhz max)
- 40 BogoMips
- 120 MB/s read from RAM
- 95 MB/s write to RAM

Security Considerations

Hard Cores

- can contain backdoors
- can contain hidden instructions
- not detectable, because only absence of a feature can be detected

WHY ?

Why should i build my own processor core ?

- you know the code
- you can find backdoors
- you can make it open source
- you can add crypto functions
- you can add everything you want

- everyone can write his/her own processor core
- hard cores could be compromised
- start writing open source processor cores

Thanks for your attention!
Questions ?

If anyone is interested
contact me !