


DECODERS AND ENCODERS

STUDENTS ARE ADVISED TO WRITE DOWN THE NOTES FOR EVERY LECTURE

DECODER:

- A combinational circuit
- Converts a binary information from n-input lines to a maximum of 2^n unique output lines (n-to- 2^n line decoder) and one or more enable inputs.Ex: 2-to-4 line, 3-to-8 line..etc
- In standard decoders, only one output line will be active at a time corresponding to the input binary combination.





2 to $2^2 \rightarrow 2$ to 4
3 to $2^3 \Rightarrow 3$ to 8
4 to $2^4 \Rightarrow 4$ to 16

2-to-4 line decoder

Active high o/p Decoder

Circuit Diagram



Truth table

A	B	D ₀	D ₁	D ₂	D ₃
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1


$$D_0 = \bar{A}\bar{B}$$

$$D_1 = \bar{A}B$$

$$D_2 = A\bar{B}$$

$$D_3 = AB$$

2-to-4 line decoder with active low output & enable input



(a) Logic diagram

E	A	B	D ₀	D ₁	D ₂	D ₃
1	X	X	1	1	1	1
0	0	0	0	1	1	1
0	0	1	1	0	1	1
0	1	0	1	1	0	1
0	1	1	1	1	1	0


$$D_0 = \overline{E} + A + B = \overline{\overline{E} \cdot \overline{A} \cdot \overline{B}}$$
$$D_1 = \overline{E} + A + \overline{B} = \overline{\overline{E} \cdot \overline{A} \cdot B}$$
$$D_2 = \overline{E} + \overline{A} + B = \overline{\overline{E} \cdot A \cdot \overline{B}}$$
$$D_3 = \overline{E} + \overline{A} + \overline{B} = \overline{\overline{E} \cdot A \cdot B}$$

→ Disabled

(b) Truth table

Write the truth table ,logic diagram and block diagram of 3-to-8 line decoder

- Note: Unless specified, assume the output and enable input to be active high




Inputs				Outputs							
E	A	B	C	D0	D1	D2	D3	D4	D5	D6	D7
0	X	X	X	0	0	0	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0	0	0
1	0	0	1	0	1	0	0	0	0	0	0
1	0	1	0	0	0	1	0	0	0	0	0
1	0	1	1	0	0	0	1	0	0	0	0
1	1	0	0	0	0	0	0	1	0	0	0
1	1	0	1	0	0	0	0	0	1	0	0
1	1	1	0	0	0	0	0	0	0	1	0
1	1	1	1	0	0	0	0	0	0	0	1

Expressions for o/p variables

$$\begin{aligned}
 D_0 &= \bar{E} \bar{A} \bar{B} \bar{C} & D_7 &= E A B C \\
 D_1 &= \bar{E} \bar{A} \bar{B} C \\
 D_2 &= \bar{E} \bar{A} B \bar{C} \\
 D_3 &= \bar{E} \bar{A} B C \\
 D_4 &= E A \bar{B} \bar{C} \\
 D_5 &= E A \bar{B} C \\
 D_6 &= E A B \bar{C}
 \end{aligned}$$

How do you input enable E
to the circuit?



D0

D1

D2

D3

D4

D5

D6

D7

0

0

0

0

0

0

0

0

1

0

0

0

0

0

0

0

3 to 8 line Decoder with Active low o/p :- Active low Enable.

E	A	B	C	D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇
1	x	x	x	1	1	1	1	1	1	1	1
0	0	0	0	0	1	1	1	1	1	1	1
0	0	0	1	1	0	1	1	1	1	1	1
0	0	1	0	1	1	0	1	1	1	1	1
0	0	1	1	1	1	1	0	1	1	1	1
0	1	0	0	1	1	1	1	0	1	1	1
0	1	0	1	1	1	1	1	1	0	1	1
0	1	1	0	1	1	1	1	1	1	0	1
0	1	1	1	1	1	1	1	1	1	1	0

$$D_0 = \bar{E} \bar{A} \bar{B} \bar{C}$$

$$= \frac{E + A + B + C}{}$$

$$D_1 = \bar{E} \cdot \bar{A} \bar{B} C$$

$$D_2 =$$

$$D_3 =$$


$$D_4 =$$

$$D_5 =$$

$$D_6 =$$

$$D_7 =$$

Discussion of 4-to-16 and 5-to-32 line decoders




Design 3-to-8 line decoder using minimum number of:

1. 2-to-4 decoders with enable input and one external gate
2. 2-to-4 decoders with enable inputs only



Design 3-to-8 line decoder using minimum number of:
2-to-4 decoders with enable input and one external gate

ABC	D/p
000	D ₀
001	D ₁
010	D ₂
011	D ₃
100	D ₄
101	D ₅
110	D ₆
111	D ₇





D₀ 0 ✓
D₁ 0 ✓
D₂ 0 ✓
D₃ 0 ✓
D₄ 0 ✓
D₅ 0 ✓
D₆ 0 ✓
D₇ 0 ✓
disabled.

D₄ 0 ✓
D₅ 0 ✓
D₆ 0 ✓
D₇ 0 ✓
disabled.
enabled.



Design 3-to-8 line decoder using minimum number of 2-to-4 decoders only




Design 4-to-16 line decoder using minimum number of


1. 3-to-8 decoders with enable input and one external gate ✓
2. Only 3-to-8 and 2-to-4 line decoders with enable inputs
3. Only 2-to-4 line decoders with enable inputs

Design 4-to-16 line decoder

\overline{A} \overline{B} \overline{C} \overline{D}




Design 4-to-16 line decoder



Design 4-to-16 line decoder


using 2 to 4



A	B	C	D	
0	0	0	0	D ₀
0	0	0	1	D ₁
0	0	1	0	D ₂
0	0	1	1	D ₃
0	1	0	0	D ₄
0	1	0	1	D ₅
0	1	1	0	D ₆
0	1	1	1	D ₇
1	0	0	0	D ₈
1	0	0	1	D ₉
1	0	1	0	D ₁₀
1	0	1	1	D ₁₁
1	1	0	0	D ₁₂
1	1	0	1	D ₁₃
1	1	1	0	D ₁₄
1	1	1	1	D ₁₅


2 low, 1 high.

74138 IC: 3-to-8 line decoder with active low output & 3 enable




74138 IC internal diagram

A(LSB)
B
C(MSB)
G1
G2A
G2B




A B C
C B A


Design 4-to-16 decoder using minimum of 74138 ICs ONLY



Design 5-to-32 decoder with active low output using minimum of 74138 ICs and one external gate ONLY



Implement $f(A,B,C,D) = \sum m(0,2,4,6,9,10)$ using suitable decoder and external gates




Design a full adder using 3-to-8 line decoder and external gates

Inputs			Outputs	
A	B	C _{in}	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$$\text{Sum} \equiv \Sigma(1, 2, 4, 7)$$

$$\text{Carry} = \Sigma(3, 5, 6, 7)$$




Realize $f_1(x,y,z) = \prod M(1,3,6,7)$ using

a. 3-to-8 line decoder with active high output and suitable gates ✓

b. 74138 decoder and suitable gates

$$F_1(x,y,z) = \sum m(0,2,4,5)$$



-
- Any questions?