# AV241 - Digital Electronics and VLSI Lab

# Lab Project

# 8-bit Microcontroller Design using Verilog



Submitted by

(SC19B098)

Vatsalya Gupta | Rane Prathamesh Santosh (SC19B143)

B.Tech ECE 4<sup>th</sup> Semester

Department of Avionics Indian Institute of Space Science and Technology Thiruvananthapuram, Kerala, India May 2021

# Contents

1	Introduction	3	
2	Objectives	3	
3	Design  3.1 Instruction Set  3.1.1 Data Transfer Group  3.1.2 Machine Control Group  3.1.3 Arithmetic Group  3.1.4 Branching Group  3.1.5 Logical Group  3.2 Timing and State Transition	3 3 4 4 5 5 6 7	
4	Architecture  4.1 Control Unit (CU)  4.2 Arithmetic Logic Unit (ALU)  4.3 Registers  4.4 Program Counter (PC) Adder  4.5 Multiplexer 1 (MUX1)  4.6 Multiplexer 2 (MUX2)  4.7 Program Memory (PMem)  4.8 Data Memory (DMem)	8 8 8 9 10 10 10 11 11	
5	Implementation using Verilog 5.1 Control Unit (CU) 5.2 Arithmetic Logic Unit (ALU) 5.3 Program Counter (PC) Adder 5.4 Multiplexer (MUX) 5.5 Program Memory (PMem) 5.6 Data Memory (DMem) 5.7 Microcontroller Master Module 5.8 Testbench	12 14 16 16 16 17 17 21	
6	Verification using Sample Instruction Sets6.1 Sample Test 16.2 Sample Test 2	22 22 24	
7	Motivation	26	
8	References	26	
9	Project Files 26		

#### 1 Introduction

The proposed microcontroller design takes into consideration a very simple instruction set. It is non-pipelined (i.e., processes like decoding, fetching, execution and writing memory are merged into a single unit or a single step), and based on Harvard architecture type memory (i.e., separate memories for program and data instructions). The complexity of the instruction sets is reduced when we design on the concept of RISC (Reduced Instruction Set Computer). These techniques help in reducing the amount of space, cycle time, cost and other parameters which are considered for design implementation.

### 2 Objectives

- This project aims to design the microcontroller based on 8-bit RISC architecture using Verilog.
- Design of Arithmetic Logic Unit, Control Unit, Registers, Program memory, MUX, Data memory, and Program Counter adder which are to be included in the microcontroller.
- Implementation of different instructions, and verification by simulation.

## 3 Design

#### 3.1 Instruction Set

On the basis of their function, the instructions can be classified as follows

- Data Transfer Group: This group of instructions copies data from a location called source to another location called a destination without modifying the content of source.
- Arithmetic Group: The arithmetic instructions add, subtract, increment, or decrement data in registers or memory.
- Logical Group: This group performs logical (Boolean) operations on data in registers, memory and on condition flags. The logical AND, OR, and Exclusive OR instructions enable us to set specific bits in the accumulator ON or OFF.
- Branching Group: The instructions which allow user to change the control of flow of program execution are called branching instructions.
- Machine Control Group: This type of instruction alters the different types of operations executed in the processor.

On the basis of *encoding*, the instructions can be classified as follows

• Type-M instructions: One operand is from a Data Memory location and the other operand is Accumulator, the result from the arithmetic or logical operation can be stored into the corresponding Data Memory location, or the Accumulator.

- Type-I instructions: One operand is the immediate number encoded in the instruction and the other operand is Accumulator, the result from the operation is stored into the Accumulator.
- **Type-S instructions**: These are special instructions which do not require any operand. (for example, No Operation (NOP))

The following sections discuss the various instructions implemented in the proposed microcontroller design. Some of the notations used are as follows

- (a) "aaaa" denotes the address of Data Memory (4-bit).
- (b) "d" denotes the destination of ALU output for type-M instructions. If d = 0, then the result is written to the memory location of the operand. Else, the result is written to the Accumulator.
- (c) "xxxx\_xxxx" denotes the immediate number which is used for ALU and branching instructions.

#### 3.1.1 Data Transfer Group

Instruction	Encoding	Function	Flags Affected	
		Move the value of		
MOVAM	0010_0010_aaaa	the accumulator to		None
MOVAM		a memory entry.	None	
		DMem[aaaa] = Acc		
		Move the value of		
MOVMA	0011_0011_aaaa	memory entry to	None	
MOVMA		the accumulator.		
		Acc = DMem[aaaa]		
	IA 1011_xxxx_xxxx	Move Immediate number		
MOVIA		to accumulator	None	
		Acc = xxxxxxxx		
	SV 1010_xxxx_xxxx	Move the value of		
RSV		accumulator to accumulator.	None	
NS V		(reserved, do nothing)	None	
		Acc = Acc		

#### 3.1.2 Machine Control Group

Instruction	Encoding	Function	Flags Affected
NOP	0000_0000_0000	No operation	None

# 3.1.3 Arithmetic Group

Instruction	Encoding	Function	Flags Affected
ADD	001d_0000_aaaa	Add a memory entry with the accumulator. For d=1, Acc = Acc + DMem[aaaa]	Z, C, S, O
SUBAM	Subtract an a		Z, C, S, O
SUBMA	UBMA 001d_0111_aaaa Subtract a memory entry by accumulator. For d=1, Acc = DMem[aaaa] - Acc		Z, C, S, O
INCM	0010_1000_aaaa	Increment a memory entry $DMem[aaaa] = DMem[aaaa] + 1$	Z, C, S, O
DECM	0010_1001_aaaa	Decrement a memory entry DMem[aaaa] = DMem[aaaa] - 1	Z, C, S, O
ADDI	1000_xxxx_xxxx	Add accumulator with immediate number $Acc = Acc + xxxxxxx$	Z, C, S, O
SUBAI	1001_xxxx_xxxx	Subtract immediate number from accumulator $Acc = Acc - xxxxxxxx$	Z, C, S, O
SUBIA	SUBIA Subtract accumulator from the substract accumulator fro		Z, C, S, O

### 3.1.4 Branching Group

Instruction	on Encoding Function		Flags Affected	
GOTO	GOTO 0001_xxxx_xxxx Unconditional branch		None	
		Jump to the instruction		
JZ	0100_xxxx	indexed by the immediate	None	
		number, if Z flag is 1		
		Jump to the instruction		
JC	0101_xxxx_xxxx	indexed by the immediate	None	
		number, if C flag is 1		
		Jump to the instruction		
JS	0110_xxxx_xxxx	indexed by the immediate	None	
		number, if S flag is 1	if S flag is 1	
		Jump to the instruction		
JO	0111_xxxx_xxxx	indexed by the immediate	None	
		number, if O flag is 1		

# 3.1.5 Logical Group

Instruction	Encoding	Function	Flags Affected
ANDM	DMem[aaaa] = Dmem[aaaa] AND Acc		Z
ANDI	1100_xxxx_xxxx	Bitwise AND accumulator with immediate number Acc = Acc AND xxxxxxxx	Z
ORM	001d_0101_aaaa	Bitwise OR a memory entry with accumulator. For d=0, DMem[aaaa] = Dmem[aaaa] OR Acc	Z
ORI	1101_xxxx_xxxx	Bitwise OR accumulator with immediate number $Acc = Acc AND xxxxxxx$	Z
XORM	001d_0110_aaaa	Bitwise XOR a memory entry with accumulator. For d=0, DMem[aaaa] = Dmem[aaaa] XOR Acc	Z
XORI	1110_xxxx_xxxx	Bitwise XOR accumulator with immediate number Acc = Acc XOR xxxxxxxx	Z
SLL	0010_1100_aaaa	Shift a memory entry left, by the number of bits specified by accumulator	Z, C
SRL	SRL SRL 0010_1101_aaaa Shift a memory entry right, logical (fill 0), by the number of bits specified by accumulator		Z, C
SRA	0010_1110_aaaa	Shift a memory entry right, arithmetic (fill original MSB), by the number of bits specified by accumulator	Z, C, S
TWOCOMP	0010_1111_aaaa	Take 2's complement of a memory entry, i.e. 0 subtracted by the memory entry DMem[aaaa] = -DMem[aaaa]	Z, C, S, O
CIRCSL	0010_1010_aaaa	Circulative shift left a memory entry, by the number of bits specified by accumulator	None
CIRCSR	CIRCSR 0010_1011_aaaa Circulative shift right a mentry, by the number of specified by accumulate		None

#### 3.2 Timing and State Transition




Figure 1: Timing and State Transition

There are 30 instructions in total. Each instruction is 12 bits and needs 3 clock cycles to finish, i.e. FETCH stage, DECODE stage, and EXECUTE stage. Note that it is not pipelined. Together with the initial LOAD state, it can be considered as an FSM of 3 states (technically 4 states). These states are

- 1. LOAD (initial state): The program is loaded to the Program Memory. This takes one clock cycle per instruction. After loading is done, then the content of the Program Counter, Instruction Register, Data Register, Status Register, and Accumulator is cleared.
- 2. FETCH (first clock cycle): The current instruction is fetched from the Program Memory. IR = PMem[PC].
- 3. DECODE (second clock cycle): The instruction is decoded to generate the Control Logic and read Data Memory for the operand. DR = DMem[IR[3:0]].
- 4. EXECUTE (third clock cycle): The instruction is executed, as per the following conditions
  - (a) Non-branch instruction: PC = PC + 1
  - (b) Branch instruction: if branch is taken, then PC = IR[7:0], else PC = PC + 1
  - (c) ALU instruction: if destination is Accumulator, Acc = ALU\_Out, else if the destination is Data Memory, DMem[IR[3:0]] = ALU\_Out
  - (d) ALU instruction: SR = ALU\_Status

SR: Status Register, PC: Program Counter, IR: Instruction Register, Acc: Accumulator.

### 4 Architecture




Figure 2: Architecture of the Microcontroller

### 4.1 Control Unit (CU)

The control signal is determined from the present instruction and present stage. The control logic part consists of only combinational logic components. The 12 control signals provide for the enable signals of PC, Acc, SR, IR, DR, PMem, DMem, ALU, and selection signals for ALU\_Mode, MUX1 and MUX2. The method to select some of these is listed below.

- In the execution stage
  - (a) Branching instructions:  $Mux1\_Sel = SR[IR[9:8]]$
  - (b)  $ALU type-I instructions: ALU_Mode = \{0, IR[10:8]\}.$
- PMem\_LE is 1 only in Load state else 0.
- The type and category of instruction can be identified by the first four bits (IR[11:8]).

### 4.2 Arithmetic Logic Unit (ALU)

The Arithmetic Logic Unit (ALU) does the computation for the current instruction. The ALU consists of only combinational logic components. The various ALU ports are listed below.

1. ALU\_E (input, 1-bit, ALU enable port): this port is connected to the Control Logic.

- 2. **ALU\_Oper1** (input, 8-bit, ALU operand 1 port): this port is connected to the Accumulator (Acc).
- 3. ALU\_Oper2 (input, 8-bit, ALU operand 2 port): this port is connected to MUX2\_Out.
- 4. **ALU\_Mode** (input, 4-bit, ALU mode port): this port is connected to the Control Logic.
- 5. **CFlags** (input, 4-bit, Current flags port): this port is connected to the Status Register (SR).
- 6. Flags (output, 4-bit, ALU flags port): it contains the Zero (Z), Carry (C), Sign (S), Overflow (O) bits, from MSB to LSB, which are connected to the Status Register (SR\_updated).
- 7. **ALU\_Out** (output, 8-bit, ALU output port): connected to the data input port of Data Memory (DI).

#### 4.3 Registers

This microcontroller design has three programmer visible registers. These are as follows

- 1. **Acc** (8-bit reg, Accumulator): This register holds the result as well as 1 operand of either the arithmetic or the logic calculation.
- 2. **PC** (8-bit reg, Program Counter): This register stores the index of the instruction which is currently executing.
- 3. **SR** (4-bit reg, Status Register): This register holds 4 status bits, i.e. Z, C, S, O. Status registers are updated according to operations of the ALU and the accumulator.
  - (a) SR/3 (zero flag, Z): it is equal to 1 if the result is zero, otherwise 0.
  - (b) SR/2 (carry flag, C): it is equal to 1 if carry is generated, otherwise 0.
  - (c) SR[1] (sign flag, S): it is equal to 1 if the result is negative (in 2's complement form), otherwise 0.
  - (d) SR[0] (overflow flag, O): it is equal to 1 if the result generates overflow, otherwise 0.

The microcontroller also has two programmer invisible registers (i.e. the programmer cannot manipulate them). They are

- 1. **DR** (8-bit reg, Data Register): This register stores the operand which is read from the data memory.
- 2. **IR** (12-bit reg, Instruction Register): This register stores the instruction which is currently executing.

Each one of these registers has an enable port, to specify if the value of the register should be updated in the state transition or not. They are denoted by Acc\_E, PC\_E, SR\_E, DR\_E, and IR\_E.

### 4.4 Program Counter (PC) Adder

PC Adder is used to increment the Program Counter (PC) by 1, i.e. move over to the next instruction. The Adder consists of only combinational logic components. The various ports are listed below.

- 1. **Adder\_In** (input, 8-bit, Adder input port): This port is connected to the Program Counter (PC).
- 2. Adder\_Out (output, 8-bit, Adder output port): This port is connected to the second input port of MUX1 (MUX1\_In2).

#### 4.5 Multiplexer 1 (MUX1)

MUX1 is used to select the source for which would update the Program Counter (PC). If the current instruction is not a branch or the branch is not taken, then PC is incremented by 1, else PC is set to the jumping location, IR [7:0]. The various ports are listed below.

- 1. MUX1\_Sel (input, 1-bit, MUX1 selection port ): this port is connected to the Control Logic.
- 2. **MUX\_In1** (input, 8-bit, MUX1 input 1 port): this port is connected to a part of the Instruction Register (IR [7:0]).
- 3. MUX\_In2 (input, 8-bit, MUX1 input 2 port): this port is connected to the output of PC Adder (Adder\_Out).
- 4. **MUX1\_Out** (output, 8-bit, MUX1 output port): this port is connected to the Program Counter (PC).

### 4.6 Multiplexer 2 (MUX2)

MUX2 is used to select the source from which operand 2 of ALU (ALU\_Oper2) comes from. If the current executing instruction is of type M, then operand 2 is equal to the Data Register (DR), else if the currently executing instruction is of type I, then operand 2 is equal to a part of Instruction Register (IR [7:0]). The various ports are listed below.

- 1. MUX2\_Sel (input, 1-bit, MUX2 selection port): this port is connected to the Control Logic.
- 2. **MUX2\_In1** (input, 8-bit, MUX2 input 1 port): this port is connected to a part of the Instruction Register (IR [7:0]).
- 3. MUX2\_In2 (input, 8-bit, MUX2 input 2 port): this port is connected to the Data Register (DR).
- 4. MUX2\_Out (output, 8-bit, MUX2 output port): this port is connected to operand 2 of the ALU (ALU\_Oper2).

#### 4.7 Program Memory (PMem)

This microcontroller design has a Program Memory (PMem) with 256 memory locations which are used to store the program instructions. Each location is 12 bits wide. The input/output ports of the Program memory are listed below.

- 1. **PMem\_E** (input, 1-bit, Enable port): If it is 1, then the instruction stored in the memory location indexed by the address port will be readout. If it's 0 then nothing is readout.
- 2. **PMem\_Addr** (input, 8-bit, Address port): It specifies the address of the memory location to be readout. It is connected to the Program Counter (PC).
- 3. **PMem\_I** (output, 12-bit, Instruction port): The instruction from the location specified by the address port is taken out here. It is connected to the Instruction Register (IR).

There are 3 special ports that are used to load the program (instruction sets) to the program memory in the initial stage of LOADing. They are not used for executing instructions.

- 1. **PMem\_LE** (input, 1-bit, Load enable port): if it is 1, then the value of the load instruction input port (load\_instr) will be stored in the entry corresponding to the address port, else the entry corresponding to the address port will be read out on the Instruction Port (IR\_updated).
- 2. **PMem\_LA** (input, 8-bit, Load address port): Specifies the address of the program memory to be loaded with the instruction.
- 3. **PMem\_LI** (input, 12-bit, Load instruction port): Specifies the instruction to be loaded in the program memory in the address specified by the load address port (load\_addr).

### 4.8 Data Memory (DMem)

This microcontroller design has a Data Memory (DMem) with 16 memory locations. Each location is 8 bits wide. The various ports for the Data Memory are listed below.

- 1. **DMem\_Addr** (input, 4-bit, Address port): Specifies the address of the data memory element to be readout. It is connected to IR[3:0].
- 2. **DMem\_E** (input, 1-bit, Enable port): Only if it is 1, then the entry corresponding to the address port will be read out or written in the Data Memory (DR\_updated).
- 3. **DMem\_WE** (input, 1-bit, Write enable port): If it is 1, then the data specified in the data input port is written on to the address corresponding to the address port. Else, the data output port will provide the output from the data memory location corresponding to the address port, whilst ignoring the data in the data input port (DI).
- 4. **DMem\_DI** (input, 8-bit, Data input port): It provides the data to be written in the address provided in the address port when the writing operation is enabled. This port is connected to the ALU\_Out port.
- 5. **DMem\_DO** (output, 8-bit, Data output port): The data from the address provided by the address port is read out in this port. this port is connected to MUX2\_In1.

### 5 Implementation using Verilog

### 5.1 Control Unit (CU)

```
1 module ControlUnit
2
      (
                                         // Load or Fetch or Decode or Execute
           input[1:0] stage,
3
          input [11:0] IR,
                                         // Instruction Register
4
                                         // Status Register
          input [3:0] SR,
           output reg PC_E, Acc_E, SR_E, IR_E, DR_E, PMem_E,
                                                                  // Enable signals
           output reg PMem_LE, DMem_E, DMem_WE, ALU_E, MUX1_Sel, MUX2_Sel,
           output reg [3:0] ALU_Mode
                                       // ALU Output Mode
8
      );
9
  parameter LOAD = 2'b00, FETCH = 2'b01, DECODE = 2'b10, EXECUTE = 2'b11;
13 always @(*)
15
      // Set all enable signals initially to "zero"
      PMem_LE = 0;
16
      PC_E = 0;
17
      Acc_E = 0;
18
      SR_E = 0;
19
      IR_E = 0;
20
      DR_E = 0;
21
      PMem_E = 0;
22
      DMem_E = 0;
23
      DMem_WE = 0;
24
      ALU_E = 0;
25
      ALU_Mode = 4'd0;
      MUX1_Sel = 0;
27
      MUX2_Sel = 0;
2.8
29
      // Load instructions
30
      if(stage== LOAD )
31
          begin
32
               PMem_LE = 1;
33
               PMem_E = 1;
34
           end
35
36
      // Fetch instructions
      else if(stage== FETCH )
38
          begin
39
               IR_E = 1;
40
               PMem_E = 1;
41
           end
42
43
      // Decode instructions
      else if(stage== DECODE )
46
      begin
          // If IR MSB bits are '001' then enable data registers and data
47
     memory
          if( IR[11:9] == 3'b001)
48
               begin
49
                    DR_E = 1;
50
```

```
DMem_E = 1;
51
52
53
            else
54
                begin
                     DR_E = 0;
56
                     DMem_E = 0;
57
                end
58
       end
59
60
       // Execute instructions
61
       else if(stage== EXECUTE )
62
            if (IR[11]==1)
                                 // for ALU type-I instructions
64
                begin
65
                     PC_E = 1;
66
                     Acc_E = 1;
67
                     SR_E = 1;
68
                     ALU_E = 1;
69
                     ALU_Mode = IR[10:8];
70
                     MUX1_Sel = 1;
71
                     MUX2_Sel = 0;
72
                end
73
74
            else if(IR[10]==1) // for JZ, JC, JS, J0
                begin
76
                     PC_E = 1;
                     MUX1_Sel = SR[IR[9:8]];
79
                end
80
            else if(IR[9]==1)
                                 // for type-M instructions
81
                begin
                     PC_E = 1;
83
                     Acc_E = IR[8];
84
                     SR_E = 1;
85
                     DMem_E = !IR[8];
                     DMem_WE = !IR[8];
87
                     ALU_E = 1;
88
                     ALU_Mode = IR[7:4];
89
                     MUX1_Sel = 1;
                     MUX2_Sel = 1;
91
                end
92
93
                                 // for No Operation (NOP)
            else if(IR[8]==0)
                begin
95
                     PC_E = 1;
96
                     MUX1_Sel = 1;
97
                end
98
99
                                   // for GOTO
            else
100
                begin
                     PC_E = 1;
102
                     MUX1_Sel = 0;
                end
       end
```

```
106 end
107
108 endmodule
```

#### 5.2 Arithmetic Logic Unit (ALU)

```
1 module ALU(
               input [7:0] Operand1, Operand2,
2
               input E,
               input [3:0] Mode,
4
               input [3:0] CFlags,
5
               output [7:0] Out,
6
               output [3:0] Flags
               /* 4 Flag bits are Z (zero),
                  C (carry), S (sign), O (overflow)
9
                  in order from MSB to LSB */
10
              );
13 wire Z, S, O;
14 reg CarryOut;
15 reg [7:0] Out_ALU;
17 always @(*)
18 begin
      case(Mode)
          // Addition Mode
20
          4'b0000: {CarryOut, Out_ALU} = Operand1 + Operand2;
21
22
          // Subtraction Mode
          4'b0001: begin
24
                        Out_ALU = Operand1 - Operand2;
                        CarryOut = !Out_ALU[7];
26
                    end
28
          // Move value of accumulator to a memory
29
          4'b0010: Out_ALU = Operand1;
30
31
          /* Move value of memory entry to accumulator
32
              and moving immediate number to accumulator */
33
          4'b0011: Out_ALU = Operand2;
           /* Logic Gate Operations between memory entries and accumulator
36
              (bitwise operations) */
37
                                                          // AND Gate
          4'b0100: Out_ALU = Operand1 & Operand2;
          4'b0101: Out_ALU = Operand1 | Operand2;
                                                         // OR Gate
39
          4'b0110: Out_ALU = Operand1 ^ Operand2;
                                                         // XOR Gate
40
           // Subtract Memory entry by accumulator
          4'b0111: begin
43
                        Out_ALU = Operand2 - Operand1;
44
                        CarryOut = !Out_ALU[7];
45
                    end
46
47
```

```
// Increment Memory entry by 1
48
          4'b1000: {CarryOut, Out_ALU} = Operand2 + 8'h1;
49
50
          // Decrement Memory entry by 1
51
          4'b1001: begin
                       Out_ALU = Operand2 - 8'h1;
                       CarryOut = !Out_ALU[7];
54
                    end
55
          // Left Shift (Circular)
57
          4'b1010: Out_ALU = (Operand2 << Operand1[2:0]) | (Operand2 >>
58
     Operand1[2:0]);
           // Right Shift (Circular)
60
          4'b1011: Out_ALU = (Operand2 >> Operand1[2:0]) | (Operand2 <<
61
     Operand1[2:0]);
62
          // Logical Left Shift
63
          4'b1100: Out_ALU = Operand2 << Operand1[2:0];
64
           // Logical Right Shift
66
          4'b1101: Out_ALU = Operand2 >> Operand1[2:0];
67
68
          // Arithmetic Shift
          4'b1110: Out_ALU = Operand2 >>> Operand1[2:0];
71
          // 2's complement generation
          4'b1111: begin
                       Out_ALU = 8'h0 - Operand2;
74
                       CarryOut = !Out_ALU[7];
                    end
76
77
          default: Out_ALU = Operand2;
78
      endcase
79
  end
80
  // Assigning Flags
83 assign 0 = Out_ALU[7] ^ Out_ALU[6];
84 assign Z = (Out_ALU == 0) ? 1'b1 : 1'b0;
85 assign S = Out_ALU[7];
86
  assign Flags = {Z, CarryOut, S, 0};
  assign Out = Out_ALU;
91 endmodule
```

### 5.3 Program Counter (PC) Adder

```
module Adder(In, Out);

input [7:0] In;
output [7:0] Out;

assign Out = In + 1;

endmodule
```

### 5.4 Multiplexer (MUX)

```
module MUX(In1, In2, Sel, Out);

input [7:0] In1, In2;
input Sel;
output [7:0] Out;

assign Out = (Sel == 1) ? In1 : In2;
// if Sel = 1, then Out = In1, else Out = In2

endmodule
```

### 5.5 Program Memory (PMem)

```
1 module PMem(
                                   // Clock
              input clk,
2
              input E,
                                   // Enable Port
3
              input [7:0] Addr, // Address Port
              output [11:0] I, // Instruction Port
              // 3 special ports are used to load program to the memory
6
              input LE,
                                  // Load Enable Port
                                  // Load Address Port
              input [7:0] LA,
              input [11:0] LI // Load Instruction Port
9
              );
reg [11:0] Prog_Mem [255:0];
14 always @(posedge clk)
15 begin
     // Load Enable = high => copy instructions into Program Memory Register
      if (LE == 1)
17
          Prog_Mem[LA] <= LI;</pre>
18
19 end
20
21 // Enable = high => porgram memory address is stored in instruction port,
    else store "zero"
22 assign I = (E == 1) ? Prog_Mem[Addr] : 0 ;
24 endmodule
```

#### 5.6 Data Memory (DMem)

```
nodule DMem(clk, E, WE, Addr, DI, DO);
      input clk;
                                        // Clock
3
      input E;
                                        // Enable Port
      input WE;
                                        // Write Enable
                                        // Address Port
      input [3:0] Addr;
6
                                        // Data In
      input [7:0] DI;
                                        // Data Out
      output [7:0] D0;
9
      reg [7:0] data_mem [15:0];
      always@(posedge clk) begin
11
          // Enable port = Write Enable = high => accept data as input
12
          if ((E == 1) && (WE == 1))
               data_mem[Addr] <= DI;</pre>
14
      end
      // Enable port = high => make data available to output, else data out =
17
      assign D0 = (E ==1)? data_mem[Addr]:0;
18
20 endmodule
```

#### 5.7 Microcontroller Master Module

```
include "ControlUnit.v" // Control Unit
2 `include "ALU.v"
                               // Arithmetic Logic Unit
3 `include "Adder.v"
                               // PC Adder
4 `include "MUX.v"
                               // Multiplexer
  `include "PMem.v"
                               // Program Memory (256 x 12 bits)
                               // Data Memory (16 x 8 bits)
  `include "DMem.v"
8 module MicroController(clk, rst);
      input clk, rst;
9
      parameter LOAD = 2'b00, FETCH = 2'b01, DECODE = 2'b10, EXECUTE = 2'b11;
10
      reg [1:0] current_state, next_state;
      reg [11:0] instr_set [25:0];
      reg load_done;
13
      reg [7:0] load_addr;
14
      wire [11:0] load_instr;
      reg [7:0] PC, DR, Acc; // Program Counter, Data Register, Accumulator
16
                               // Instruction Register
17
      reg [11:0] IR;
                               // Status Register
      reg [3:0] SR;
18
      wire PC_E, Acc_E, SR_E, DR_E, IR_E;
                                                         // Enable signals
19
      reg PC_clr, Acc_clr, SR_clr, DR_clr, IR_clr; // Clear signals
wire [7:0] PC_updated, DR_updated;
20
21
      wire [11:0] IR_updated;
22
      wire [3:0] SR_updated;
23
      wire PMem_E, DMem_E, DMem_WE, ALU_E, PMem_LE, MUX1_Sel, MUX2_Sel;
      wire [3:0] ALU_Mode;
                               // ALU Output Mode
25
      wire [7:0] Adder_Out;
26
   wire [7:0] ALU_Out, ALU_Oper2;
```

```
28
      // Load instructions into Program Memory
29
      initial begin
30
           $readmemb("instr_set.dat", instr_set, 0, 25);
31
      end
      // Control logic
34
      ControlUnit Control_Unit(.stage(current_state),
35
                                    .IR(IR),
                                                           // Instruction Register
                                    .SR(SR),
                                                          // Status Register
37
                                    .PC_E(PC_E),
                                                          // PC Enable
38
                                    .Acc_E(Acc_E),
                                                          // Accumulator Enable
39
                                                          // SR Enable
                                    .SR_E(SR_E),
                                                          // IR Enable
                                    .IR_E(IR_E),
41
                                                          // DR Enable
                                    .DR_E(DR_E),
42
                                                          // PMem Enable
                                    .PMem_E(PMem_E),
43
                                    .DMem_E(DMem_E),
                                                          // DMem Enable
                                    .DMem_WE(DMem_WE),
                                                          // DMem Write Enable
45
                                                          // ALU Enable
                                    .ALU_E(ALU_E),
46
                                    .MUX1_Sel(MUX1_Sel), // MUX1 Selection line
                                    .MUX2_Sel(MUX2_Sel), // MUX2 Selection line
48
                                    .PMem_LE(PMem_LE), // PMem Load Enable
49
                                    .ALU_Mode(ALU_Mode));// ALU Output Mode
50
51
      // ALU
      ALU ALU_unit(.Operand1(Acc),
                     .Operand2(ALU_Oper2),
                     .E(ALU_E),
                     .Mode(ALU_Mode),
56
                     .CFlags(SR),
                                                      // Current Flags
                     .Out(ALU_Out),
58
                     .Flags(SR_updated));
                                                      // Updated Flags
                     /* 4 Flag bits are Z (zero),
60
                        C (carry), S (sign), O (overflow)
61
                        in order from MSB to LSB */
62
      // PC Adder
64
      Adder PC_Adder(.In(PC),
65
                       .Out(Adder_Out));
66
67
68
      MUX MUX1_unit(.In1(Adder_Out),
69
                      .In2(IR[7:0]),
70
                      .Sel(MUX1_Sel)
                      .Out(PC_updated));
72
73
      // MUX2
74
      MUX MUX2_unit(.In1(DR),
75
                     .In2(IR[7:0]),
76
                      .Sel(MUX2_Sel),
                      .Out(ALU_Oper2));
79
      // Program Memory
80
      PMem PMem_unit(.clk(clk),
81
             .E(PMem_E),
```

```
// Address port
                        .Addr(PC),
83
                        .I(IR_updated),
                                               // Next instruction
84
                        // 3 special ports, used to load program to the memory
85
                        .LE(PMem_LE),
                                               // Load enable port
86
                                               // Load address port
                        .LA(load_addr),
                                               // Load instruction port
                        .LI(load_instr));
89
       // Data Memory
90
       DMem DMem_unit(.clk(clk),
91
                        .E(DMem_E),
92
                        .WE(DMem_WE),
                                                // Write enable port
93
                                                // Address port
                        .Addr(IR[3:0]),
94
                                                // Data input port
                        .DI(ALU_Out),
                                               // Data output port
                        .DO(DR_updated));
96
97
       // LOAD
98
       always @(posedge clk) begin
99
           if(rst == 1) begin
100
                load_addr <= 0;</pre>
                load_done <= 1'b0;</pre>
            else if(PMem_LE == 1) begin
                load_addr <= load_addr + 8'd1;</pre>
                if(load_addr == 8'd25) begin
                                                      // All instructions loaded
                     load_addr <= 8'd0;</pre>
                                                    // into Program Memory
                     load_done <= 1'b1;</pre>
108
                end
109
                else begin
111
                     load_done <= 1'b0;</pre>
                end
            end
113
114
       end
       assign load_instr = instr_set[load_addr];
116
117
       // Changing the Current State
       always @(posedge clk) begin
119
            if(rst == 1)
                current_state <= LOAD;</pre>
                current_state <= next_state;</pre>
       end
124
125
       // State Transitions
       always @(*) begin
127
           PC_clr = 0;
128
           Acc_clr = 0;
129
           SR_clr = 0;
130
           DR_clr = 0;
131
           IR_clr = 0;
            case(current_state)
                LOAD: begin
134
                     if(load_done == 1) begin
                         next_state = FETCH;
                                                  // LOAD -> FETCH
136
                                                  // Set Clear to 1 for all registers
137
                         PC_clr = 1;
```

```
Acc_clr = 1;
138
                         SR_clr = 1;
139
                         DR_clr = 1;
140
                         IR_clr = 1;
141
                     end
                     else
143
                         next_state = LOAD;
144
                end
145
                FETCH: next_state = DECODE;
                                                    // FETCH -> DECODE
146
147
                                                    // DECODE -> EXECUTE
                DECODE: next_state = EXECUTE;
148
149
                                                  // EXECUTE -> FETCH
                EXECUTE: next_state = FETCH;
            endcase
       end
       // Assigning Program Counter, Accumulator, Status Register
154
       always @(posedge clk) begin
           if(rst == 1) begin
156
                PC <= 8'd0;
                                           // Clear all registers
157
                Acc <= 8'd0;
158
                SR <= 4'd0;
159
160
           end
            else begin
161
                if(PC_E == 1'd1)
                    PC <= PC_updated;
                                           // Update Program Counter
163
                else if (PC_clr == 1)
164
                    PC <= 8'd0;
                                           // Clear Program Counter
                if(Acc_E == 1'd1)
166
                     Acc <= ALU_Out;</pre>
                                           // Update Accumulator
                else if (Acc_clr == 1)
168
                    Acc <= 8'd0;
                                           // Clear Accumulator
169
                if(SR_E == 1'd1)
170
                    SR <= SR_updated;</pre>
                                           // Update Status Register
                else if (SR_clr == 1)
                    SR <= 4'd0;
                                           // Clear Status Register
            end
174
       end
176
       // Assigning Data Register, Instruction Register
177
       always @(posedge clk) begin
178
           if (DR_E == 1'd1)
179
                DR <= DR_updated;</pre>
                                      // Update Data Register
180
            else if (DR_clr == 1)
181
                DR
                    <= 8'd0;
                                      // Clear Data Register
182
           if(IR_E == 1'd1)
183
                IR <= IR_updated;</pre>
                                      // Next Instruction
184
            else if(IR_clr == 1)
185
                IR <= 12'd0;
                                      // Clear Instruction Register
186
       end
187
189 endmodule
```

### 5.8 Testbench

```
timescale 1ns/10ps
  `include "MicroController.v"
4 module MicroController_tb;
                       // Positive edge triggered clock
      reg clk;
6
                       // Active high reset
      reg rst;
      MicroController UUT(.clk(clk), .rst(rst));
9
10
      always #5 clk = ~clk;
11
      initial begin
12
          $dumpfile("MicroController_tb.vcd");
13
          $dumpvars(0, MicroController_tb);
14
          clk = 0;
15
          rst = 1;
          #20 rst = 0;
17
          #980 $finish;
18
      end
19
21 endmodule
```

### 6 Verification using Sample Instruction Sets

### 6.1 Sample Test 1

The following instruction set defines the procedure to find out the largest of the three given numbers. Here, we have taken the three numbers as 5, 12, and 2. The complete description of this sample instruction set is given in the table below. From the simulation results, we can observe that the expected output is getting stored in the Accumulator as well as the Data Memory. This instruction set can also be further extended to implement a bubble sorting algorithm.

Instruction Number	Instructions	Encoding	Operation
	NOD	0000 0000 0000	No On anation
0	NOP	0000_0000_0000	No Operation
1	MOVIA 0000 0101	1011_0000_0101	$Acc = 0000 \ 0101$
2	MOVAM 0000	0010_0010_0000	DMem[0] = Acc
3	MOVIA 0000 1100	1011_0000_1100	$Acc = 0000 \ 1100$
4	MOVAM 0001	0010_0010_0001	DMem[1] = Acc
5	MOVIA 0000 0010	1011_0000_0010	$Acc = 0000 \ 0010$
6	MOVAM 0010	0010_0010_0010	DMem[2] = Acc
7	SUBMA 0001	0011_0111_0001	Acc = DMem[1] - Acc
8	JS 0001 0000	0110_0001_0000	If $s = 1$ , jump to
0	32 0001 0000	0110_0001_0000	instruction no 16
9	MOVMA 0001	0011_0011_0001	Acc = DMem[1]
10	SUBMA 0000	0011_0111_0000	Acc = DMem[0] - Acc
11	IC 0000 1110	0110 0000 1110	If $s = 1$ , jump to
11	JS 0000 1110	0110_0000_1110	instruction no 14
12	MOVMA 0000	0011_0011_0000	Acc = DMem[0]
13	GOTO 0001 0110	0001_0001_0110	Go to
15			instruction no 22
14	MOVMA 0001	0011_0011_0001	Acc = DMem[1]
1 5	GOTO 0001 0110	0001_0001_0110	Go to
15			instruction no 22
16	MOVMA 0010	0011_0011_0010	Acc = DMem[2]
17	SUBMA 0000	0011_0111_0000	Acc = DMem[0] - Acc
10	JS 0001 0101	0110_0001_0101	If $s = 1$ , jump to
18			instruction no 21
19	MOVMA 0000	0011_0011_0000	Acc = DMem[0]
00	GOTO 0001 0110	0001_0001_0110	Go to
20			instruction no 22
21	MOVMA 0010	0011_0011_0010	Acc = DMem[2]
22	MOVAM 0011	0010_0010_0011	DMem[3] = Acc
02	GOTO 0001 0111	0001_0001_0111	Go to
23			instruction no 23
	l	l	




Figure 3: Simulation Results for Sample Test 1

### 6.2 Sample Test 2

The following instruction set performs both logical and arithmetic operations on the Data Memory and the Accumulator. These operations include, storing a value in the Accumulator, copying the value stored in the Accumulator to a particular memory location and storing the values of desired operations at the specified memory location. The complete description of this sample instruction set is given in the table below. From the simulation results, we can observe that the expected outputs are getting stored at the desired locations.

Instruction Number	Instruction	Encoding	Operation
0	NOP	0000_0000_0000	(no operation)
1	MOVIA Acc, 1	1011_0000_0001	Acc = 1
2	MOVAM DMem[0], Acc	0010_0010_0000	DMem[0] = Acc = 1
3	ADD Acc, Acc, DMem[0]	0011_0000_0000	Acc = Acc + DMem[0] $= 1 + 1 = 2$
4	ADD DMem[0], Acc, DMem[0]	0010_0000_0000	DMem[0] = Acc + DMem[0] $= 1 + 2 = 3$
5	SUBAM Acc, Acc, DMem[0]	0011_0001_0000	Acc = Acc - DMem[0] $= 2 - 3 = -1$
6	SUBAM DMem[0], Acc, DMem[0]	0010_0001_0000	DMem[0] = Acc - DMem[0] = (-1) - 3 = -4
7	SUBMA Acc, DMem[0], Acc	0011_0111_0000	Acc = DMem[0] - Acc = (-4) - (-1) = -3
8	SUBMA DMem[0], DMem[0], Acc	0010_0111_0000	DMem[0] = DMem[0] - Acc = (-4) - (-3) = -1
9	NOP	0000_0000_0000	(no operation)
10	MOVIA Acc, 0x05	1011_0000_0101	Acc = 0x05
11	MOVAM DMem[0], Acc	0010_0010_0000	DMem[0] = Acc = 0x05
12	MOVAM DMem[1], Acc	0010_0010_0001	DMem[1] = Acc = 0x05
13	MOVAM DMem[2], Acc	0010_0010_0010	DMem[2] = Acc = 0x05
14	MOVIA Acc, 0x03	1011_0000_0011	Acc = 0x03
15	ANDM DMem[0], Acc, DMem[0]	0010_0100_0000	DMem[0] = Acc AND DMem[0] $= 0x03 AND 0x05 = 0x01$
16	ORM DMem[1], Acc, DMem[1]	0010_0101_0001	DMem[1] = Acc OR DMem[1] $= 0x03 OR 0x05 = 0x07$
17	XORM DMem[2], Acc, DMem[2]	0010_0110_0010	$\begin{aligned} \text{DMem}[2] &= \text{Acc XOR DMem}[2] \\ &= 0\text{x}03 \text{ XOR } 0\text{x}05 = 0\text{x}06 \end{aligned}$
18	GOTO 18	0001_0001_0010	(jump to itself, infinite loop)




Figure 4: Simulation Results for Sample Test 2

### 7 Motivation

Electronic devices are being used on a larger basis in day-to-day life and are reaching almost all houses, the most common being mobile phones, laptops, ovens, security systems, and many other devices. All these devices need to be controlled in some way or other. Microcontrollers play a major role in all these control operations. They are very small and flexible. Due to their higher integration, the cost and size of the system are reduced. They are easy to use, and troubleshooting and system maintenance is straightforward. Hence, microcontroller units form a major part of today's society, and their advent has led to many technological advancements.

### 8 References

- 1. Aneesh, R., & Jiju, K. (2012, December). Design of FPGA based 8-bit RISC controller IP core using VHDL. In 2012 Annual IEEE India Conference (INDICON) (pp. 427-432). IEEE. https://doi.org/10.1109/INDCON.2012.6420656
- 2. Gal, R., Golda, A., Frankiewicz, M., & Kos, A. (2011, June). FPGA implementation of 8-bit RISC microcontroller for embedded systems. In *Proceedings of the 18th International Conference Mixed Design of Integrated Circuits and Systems-MIXDES 2011* (pp. 323-328). IEEE.
- 3. de Pablo, S., Cebrián, J. A., Herrero, L. C., Rey, A. B., & de Antiguones, A. C. (2006). A very simple 8-bit RISC processor for FPGA. In FPGAworld Conference 2006.
- 4. Galani Tina, G., Saini, R., & Daruwala, R. D. (2013). Design and Implementation of 32-bit RISC Processor using Xilinx. *International Journal of Emerging Trends in Electrical and Electronics (IJETEE)*, ISNN, 2320-9569. https://doi.org/10.5281/zenodo.32433

### 9 Project Files

All the files related to this project are uploaded in the following Google Drive folder: https://drive.google.com/drive/folders/10t\_DEsTxeZy3kWE9wrWKz1C1Vq557jy6?usp=sharing

Page 26