

Introduction to the Architecture of our <u>Processor</u>

• Our Processor includes the following elements with proper sizing:

RAM Size = 64 * 8

bit Register Used: A, B

Temp Register Size: 8 bits

Internal Data Bus: 8 bits

Instruction Format:

1	OPCODE	ADDRESS

- The functional Units of our processor include:
 - 1. Accumulator
 - 2. Program counter
 - 3. Register B
 - 4. ALU
 - 5. Temporary register
 - 6. ROM
 - 7. RAM
 - 8. Instruction Register
 - 9. Memory access register

Basic processor architecture is used with some modifications.

Registers used:

- 1. Accumulator: 8-bit register. The result is stored in the accumulator.
- 2. PC: PC stands for program counter. PC is 8-bit. It stores the location of the next instruction to be executed.
- 3. TEMP: TEMP is 8 bits. TEMP is used to store a value temporarily.
- 4. Register B: B is 8 bits.
- 5. MAR: MAR is 8-bit.
- 6. IR: Instruction register is 8-bit.
- <u>React-based design:</u> Our project is built using ReactJS, a popular and widely-used
 JavaScript library for building user interfaces. This design choice allows for a more
 modular and reusable codebase, as well as a more streamlined development process.
- JavaScript-based Implementation: By using JavaScript to build out the processor's
 functionality, we were able to create a more modular and scalable architecture that is
 easy to modify and extend over time.

Unique Features of NovaTech:

- <u>Dynamic visualizations:</u> Our project provides users with dynamic and interactive visualization of the processor's operation. By displaying each step of the process in real time, users can gain a deeper understanding of how the processor works and how their code is executed.
- Register swapping: One of the key features of our processor is the ability to swap the
 values of two registers. This feature can be useful for a variety of applications, from
 sorting algorithms to optimizing code execution.
- <u>Clock cycle tracking:</u> Our project also includes a clock cycle tracker that displays the
 current clock cycle and updates in real time as the processor executes code. This feature
 provides users with a clear understanding of how long each step of the process takes and
 can be helpful for debugging and optimization.

Instruction Set

SR	MNEMONICS	DESCRIPTION	FLAGS	OPCODE
NO:			AFFECTED	
1	MOV A, B	MOVE CONTENTS FROM	NONE	0X00
		ONE REGISTER		
		TO ANOTHER		
2	MVI A	MOVE IMMEDIATE	NONE	0X01
		ТО А		
3	LDA X	LOAD CONTENTS TO A	NONE	0X30
		FROM MEMORY		
4	ADD A, B	ADD B TO A	NONE	0X02
5	SUB	SUBTRACT B FROM A	NONE	0X96
6	AND	AND THE VALUES OF	NONE	0X03
		BOTH REGISTERS		
7	OR	OR THE VALUES OF BOTH	NONE	0X25
		THE REGISTERS		
8	INR A	INCREMENT A	NONE	0X04
9	DCR A	DECREMENT A	NONE	0X05
10	СМА	COMPLIMENT OF A	NONE	0X08
11	SWAP A, B	SWAP VALUES OF A	NONE	0X09
		AND B		
12	SQR A	SQUARE OF A	NONE	ОХОВ
		REGISTER		
13	HCF A, B	SQUARE ROOT OF A	NONE	0X0C
		REGISTER		
14	LCM A, B	LOWEST COMMON	NONE	0X0D
		MULTIPLE OF A AND B		

Micro-instruction for Each instruction set

1. MVI:

T0: PC(E), MAR (E, L)
T1: PC(I), RAM(E), IR(L)

T2: RAM(E), A(L)

T3:

T4:

T5:

T6:

2. MOV:

T0: PC(E), MAR (E, L)

T1: PC(I), RAM(E), IR(L)

T2: A(E), B(L)

T3:

T4:

T5:

T6:

3. ADD:

T0: PC(E), MAR (E, L)

T1: PC(I), RAM(E), IR(L)

T2: B(E), A (E, L), A=A+B

T3:

T4:

T5:

4. AND:

T0: PC(E), MAR (E, L)

T1: PC(I), RAM(E), IR(L)

T2: B(E), A(E, L), A=A&B

T3:

T4:

T5:

T6:

5. SUB:

T0: PC(E), MAR (E, L)

T1: PC(I), RAM(E), IR(L)

T2: B(E), A(E, L), A=A-B

T3:

T4:

T5:

T6:

6. OR:

T0: PC(E), MAR (E, L)

T1: PC(I), RAM(E), IR(L)

T2: B(E), A(E, L), A=A||B

T3:

T4:

T5:

T6:

7. INR:

T0: PC(E), MAR (E, L)

T1: PC(I), RAM(E), IR(L)

T2: A (E, L), A=A+1

T3:

T4:

T5:

8. DCR:

T0: PC(E), MAR (E, L)

T1: PC(I), RAM(E), IR(L)

T2: A (E, L), A=A-1

T3:

T4:

T5:

T6:

9. SQR:

T0: PC(E), MAR (E, L)

T1: PC(I), RAM(E), IR(L)

T2: A(E, L), A=A*A

T3:

T4:

T5:

T6:

10. SWAP:

T0: PC(E), MAR (E, L)

T1: PC(I), RAM(E), IR(L)

T2:

T3:

T4: B(E), TMP(L)

T5: A(E), B(L)

T6: A(E), B(L)

11. LCM:

T0: PC(E), MAR (E, L)

T1: PC(I), RAM(E), IR(L)

T2: B(E), A(E, L), LCM(A,B)

T3:

T4:

T5:

12. HCF:

T0: PC(E), MAR (E, L)

T1: PC(I), RAM(E), IR(L)

T2: B(E), A(E, L), HCF(A,B)

T3:

T4:

T5:

T6:

13. CMA:

T0: PC(E), MAR (E, L)

T1: PC(I), RAM(E), IR(L)

T2: A (E, L), A=A'

T3:

T4:

T5:

T6:

14. LDA:

T0: PC(E), MAR (E, L)

T1: PC(I), RAM(E), IR(L)

T2: PC(E), MAR (E, L)


T3: PC(I), RAM(E), TEMP(L)

T4: TEMP(E), A(L)


T5:


Working with Diagram


Architecture of our Processor:



Screenshots of Output of the Simulation of the Program







• **Educational value:** Overall, our project has significant educational value for anyone looking to learn more about processor architecture and operation. By providing a clear and interactive display of the processor's workings, users can gain a deeper understanding of this complex topic.