



# Analog to Digital Converter (ADC)





<http://00xnor.blogspot.tw/2014/01/7-stm32-f4-adc-dma-temperature-sensor.html>



# STM32L476

- Up to 3x ADCs, out of which two of them can operate in dual mode
- 12, 10, 8 or 6-bit configurable resolution 精度可調
- Channel-wise programmable sampling time 取樣頻率
- Start-of-conversion can be initiated:
  - by software
  - by hardware triggers with configurable polarity
- Conversion modes
  - Each ADC can convert a single channel or can scan a sequence of channels
  - Single mode converts selected inputs once per trigger
  - Continuous mode converts selected inputs continuously

單通道，多通道

# Different Sample Rates vs. Resolutions


resolutions , 用幾個bit紀錄



Source: <http://control.ucsd.edu/mauricio/courses/mae143a/lectures/8sampling.pdf>

# 可有不同的取樣頻率

## Conversion modes




ADCx_ISR	ADC Interrupt and Status Register
ADCx_IER	ADC Interrupt Enable Register
ADCx_CR	ADC Control Register
ADCx_CFGR	ADC Configuration Register
ADCx_SMPR1..2	ADC Sample time Register 1..2 Sampling time setting
ADCx_SQR1..4	ADC Regular Sequence Register 1..4 設定哪些頻道ADC要看
ADCx_DR	ADC Regular Data Register 結果
ADCx_CALFACT	ADC Calibration FACTors 校正參數
ADCx_DIFSEL	ADC Differential Mode Selection Register 2

ADCx\_CR reset value: 0x2000 0000

ADVREGEN[1:0] ='10': ADC Voltage regulator disabled

Register	Bits	Name	Function
ADCx_ISR	3	EOS	End of regular sequence flag
	2	EOC	End of conversion flag
	0	ADRDY	ADC ready
ADCx_CR	31	ADCAL	Start ADC calibration
	30	ADCALDIF	Differential mode for calibration
	29:28	ADVREGEN[1:0]	ADC voltage regulator enable (Reset value: '01' : disabled)
	2	ADSTART	ADC start of regular conversion
	1	ADDIS	ADC disable command
	0	ADEN	ADC enable control
ADCx_CFGR	13	CONT	Single / continuous conversion mode for regular conversions
	5	ALIGN	Right/Left data alignment
	4:3	RES[1:0]	Data resolution (0:12, 1:10, 2:8, 3:6)
ADCx_SMPR1:2	29:0	SMPx[2:0]	Channel x sampling time selection (ADC clock cycles: 0:1.5; 1:2.5, 2:4.5, 3:7.5, 4:19.5; 5:61.5; 6:181.5; 7:601.5)
ADCx_SQR1:4		SQx[4:0]	x conversion in regular sequence (channel to be converted)
		L[3:0]	Regular channel sequence length (0: 1 conversions, 1: 2 conversions,...)
ADCx_DR	15:0	RDATA[15:0]	Regular Data converted
ADCx_CALFACT	6:0	CALFACT_S[6:0]	Calibration factor






# Channel Selection (SQRx)

16個來自GPIO, 要把GPIO設成analog

- There are up to 19 multiplexed channels per ADC:
- Before any conversion of an input channel coming from GPIO pads, it is necessary to configure the corresponding GPIOx\_ASCR register in the GPIO, in addition to the I/O configuration in analog mode.
- The regular channels and their order in the conversion sequence must be selected in the ADCx\_SQR registers. The total number of conversions in the regular group must be written in the L[3:0] bits in the ADCx\_SQR1 register.



# Channel-wise Programmable Sampling Time (SMPR1, SMPR2)

- Before starting a conversion, the ADC must establish a direct connection between the voltage source under measurement and the embedded sampling capacitor of the ADC.
- Each channel can be sampled with a different sampling time which is programmable using the SMP[2:0] bits in the ADCx\_SMPR1 and ADCx\_SMPR2 registers.
  - SMP = 000: 2.5 ADC clock cycles
  - SMP = 001: 6.5 ADC clock cycles
  - SMP = 010: 12.5 ADC clock cycles
  - SMP = 011: 24.5 ADC clock cycles
  - SMP = 100: 47.5 ADC clock cycles
  - SMP = 101: 92.5 ADC clock cycles
  - SMP = 110: 247.5 ADC clock cycles
  - SMP = 111: 640.5 ADC clock cycles


SMP	ADC clock cycles
000	1.5
001	2.5
010	4.5
011	7.5
100	19.5
101	61.5
110	181.5
111	601.5


- The total conversion time is calculated as follows (resolution = 12 bits):
  - $T_{conv} = \text{Sampling time} + 12.5 \text{ ADC clock cycles}$  轉換耗時 + 轉換頻率
- Example:
  - With  $F_{ADC\_CLK} = 72 \text{ MHz}$  and a sampling time of 1.5 ADC clock cycles:
    - $T_{conv} = (1.5 + 12.5) \text{ ADC clock cycles} = 14 \text{ ADC clock cycles} = 0.194 \mu\text{s}$  (for fast channels)

# Conversion Mode

轉完就停了

- In single conversion mode, the ADC performs once all the conversions of the channels.
- In continuous conversion mode, when a software or hardware regular trigger event occurs, the ADC performs once all the regular conversions of the channels and then automatically re-starts and continuously converts each conversions of the sequence.





# Programmable Resolution

- It is possible to perform faster conversion by reducing the ADC resolution.
- The resolution can be configured to be either 12, 10, 8, or 6 bits by programming the control bits RES[1:0].

# End of Conversion

- The ADC sets the EOC flag as soon as a new regular conversion data is available in the ADCx\_DR register. An interrupt can be generated if bit EOIE is set. EOC flag is cleared by the software either by writing 1 to it or by reading ADCx\_DR.

可以用pulling或是interrupt的方式檢查

# Procedure

- To start ADC operations, it is first needed to exit deep-power-down mode by setting bit DEEPPWD=0.
- It is mandatory to enable the ADC internal voltage regulator by setting the bit ADVREGEN=1 into ADCx\_CR register.
- Once DEEPPWD=0 and ADVREGEN=1, the ADC can be enabled
  - Clear the ADRDY bit in the ADC\_ISR register by writing ‘1’.
  - Set ADEN=1.
  - Regular conversion can then start by setting ADSTART=1

```
#include "stm32f30x.h"

void Delay (uint32_t nTime);

uint16_t ADC1ConvertedValue = 0;
uint16_t ADC1ConvertedVoltage = 0;
uint16_t calibration_value = 0;
Volatile uint32_t TimingDelay = 0;

int main(void)
{
    // At this stage the microcontroller clock tree is already configured
    RCC->CFGR2 |= RCC_CFGR2_ADCPRE12_DIV2; // Configure the ADC clock
    RCC->AHBENR |= RCC_AHBENR_ADC12EN; // Enable ADC1 clock
    // Setup SysTick Timer for 1 µsec interrupts
    if (SysTick_Config(SystemCoreClock / 1000000))
    {
        // Capture error
        while (1)
        {}
    }
}
```

設定clock source

```
// ADC Channel configuration PC1 in analog mode
RCC->AHBENR |= RCC_AHBENR_GPIOCEN; // GPIOC Periph clock enable
GPIOC->MODER |= 3 << (1*2); // Configure ADC Channel7 as analog input

/* Calibration procedure */
ADC1->CR &= ~ADC_CR_ADVREGEN;
ADC1->CR |= ADC_CR_ADVREGEN_0; // 01: ADC Voltage regulator enabled
Delay(10); // Insert delay equal to 10 µs
ADC1->CR &= ~ADC_CR_ADCALDIF; // calibration in Single-ended inputs Mode.
ADC1->CR |= ADC_CR_ADCAL; // Start ADC calibration
// Read at 1 means that a calibration in progress.
while (ADC1->CR & ADC_CR_ADCAL); // wait until calibration done
calibration_value = ADC1->CALFACT; // Get Calibration Value ADC1
```

```


// ADC configuration
ADC1->CFGR |= ADC_CFGR_CONT; // ADC_ContinuousConvMode_Enable
ADC1->CFGR &= ~ADC_CFGR_RES; // 12-bit data resolution
ADC1->CFGR &= ~ADC_CFGR_ALIGN; // Right data alignment


/* ADC1 regular channel7 configuration */
ADC1->SQR1 |= ADC_SQR1_SQ1_2 | ADC_SQR1_SQ1_1 | ADC_SQR1_SQ1_0; // SQ1 = 0x07, start converting ch7
ADC1->SQR1 &= ~ADC_SQR1_L; // ADC regular channel sequence length = 0 => 1 conversion/sequence
ADC1->SMPR1 |= ADC_SMPR1_SMP7_1 | ADC_SMPR1_SMP7_0; // = 0x03 => sampling time 7.5 ADC clock cycles
ADC1->CR |= ADC_CR_ADEN; // Enable ADC1
while(!ADC1->ISR & ADC_ISR_ADRDY); // wait for ADRDY


ADC1->CR |= ADC_CR_ADSTART; // Start ADC1 Software Conversion

while (1)
{
    while(!(ADC1->ISR & ADC_ISR_EOC)); // Test EOC flag polling
    ADC1ConvertedValue = ADC1->DR; // Get ADC1 converted data
    ADC1ConvertedVoltage = (ADC1ConvertedValue *3300)/4096; // Compute the voltage
}
}

```







```
int main()
{
    TIM3_Config();
    ADC_Config();

    while (1)
    {
        R = Get_R();
        ...
    }
}
```

```
void TIM3_Config(void)
{
    TIM_TimeBaseInitTypeDef TIM3_TimeBase;

    RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM3, ENABLE);

    TIM_TimeBaseStructInit(&TIM3_TimeBase);
    TIM3_TimeBase.TIM_Period      = (uint16_t)49; // Trigger = CK_CNT/(49+1) = 2kHz
    TIM3_TimeBase.TIM_Prescaler   = 420;           // CK_CNT = 42MHz/420 = 100kHz
    TIM3_TimeBase.TIM_ClockDivision = 0;
    TIM3_TimeBase.TIM_CounterMode  = TIM_CounterMode_Up;
    TIM_TimeBaseInit(TIM3, &TIM3_TimeBase);
    TIM_SelectOutputTrigger(TIM3, TIM_TriggerSource_Update);

    TIM_Cmd(TIM3, ENABLE);
}
```

```
void ADC_Config(void)
{
    ADC_InitTypeDef      ADC_INIT;
    ADC_CommonInitTypeDef ADC_COMMON;

    RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1, ENABLE);

    ADC_COMMON.ADC_Mode          = ADC_Mode_Independent;
    ADC_COMMON.ADC_Prescaler     = ADC_Prescaler_Div2;
    ADC_COMMON.ADC_DMAAccessMode = ADC_DMAAccessMode_Disabled;
    ADC_COMMON.ADC_TwoSamplingDelay = ADC_TwoSamplingDelay_5Cycles;
    ADC_CommonInit(&ADC_COMMON);

    ADC_INIT.ADC_Resolution      = ADC_Resolution_12b;
    ADC_INIT.ADC_ScanConvMode    = DISABLE;
    ADC_INIT.ADC_ContinuousConvMode = DISABLE; // ENABLE for max ADC sampling frequency
    ADC_INIT.ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_Rising;
    ADC_INIT.ADC_ExternalTrigConv   = ADC_ExternalTrigConv_T3_TRGO;
    ADC_INIT.ADC_DataAlign        = ADC_DataAlign_Right;
    ADC_INIT.ADC_NbrOfConversion  = 1;
    ADC_Init(ADC1, &ADC_INIT);

    ADC-RegularChannelConfig(ADC1, ADC_Channel_16, 1, ADC_SampleTime_3Cycles);
    ADC_ITConfig(ADC1, ADC_IT_EOC, ENABLE);
    ADC_Cmd(ADC1, ENABLE);
}
```

```
float Get_R(void)
{
    uint8_t i;

    for(i = 0; i < NS; i++)
    {
        Sample_ADC_Raw[i] = ADC_Raw[i];
    }

    return R;
}
```

```
    /**Configure the global features of the ADC (Clock, Resolution, Data
Alignment and number of conversion)
 */
hadc1.Instance = ADC1;
hadc1.Init.ClockPrescaler = ADC_CLOCKPRESCALER_PCLK_DIV2;
hadc1.Init.Resolution = ADC_RESOLUTION12b;
hadc1.Init.ScanConvMode = DISABLE;
hadc1.Init.ContinuousConvMode = DISABLE;
hadc1.Init.DiscontinuousConvMode = DISABLE;
hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
hadc1.Init.NbrOfConversion = 1;
hadc1.Init.DMAContinuousRequests = DISABLE;
hadc1.Init.EOCSelection = EOC_SINGLE_CONV;
HAL_ADC_Init(&hadc1);
```

```
    /**Configure for the selected ADC regular channel its corresponding rank
in the sequencer and its sample time.
 */
sConfig.Channel = ADC_CHANNEL_0;
sConfig.Rank = 1;
sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
//sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
HAL_ADC_ConfigChannel(&hadc1, &sConfig);
```

```

void ConfigureADC() {
    HAL_RCC_ADC_CLK_ENABLE();
    // Clear Deep Sleep
    CLEAR_BIT(ADC1->CR, ADC_CR_DEEPPWD);
    // Turn on Voltage Regulator
    SET_BIT(ADC1->CR, ADC_CR_ADVREGEN);
    delay_us(200);
    // Prescaler
    MODIFY_REG(ADC123_COMMON->CCR, ADC_CCR_PRESC|ADC_CCR_CKMODE, ADC_CCR_CKMODE_0);
    MODIFY_REG(ADC1->CFGGR, ADC_CFGGR_FIELDS_1, ADC_CFGGR_CONT);
    CLEAR_BIT(ADC1->CFGGR2, ADC_CFGGR2_ROVSE);
    CLEAR_BIT(ADC1->SQR1, ADC_SQR1_L);
    MODIFY_REG(ADC1->SQR1, (0xF)|(0x1F<<24)|(0x1F<<18)|(0x1F<<12)|(0x1F<<6), (0x1<<6)); // Channel 1, Rank 1
    MODIFY_REG(ADC1->SMPR1, (0x3FFFFFFF), (0x6<<3)); // Channel 1, Sampling Time: 247.5 ADC cycles
}

void startADC() {
    while (!(ADC1->ISR & ADC_ISR_ADRDY)) ADC1->CR |= ADC_CR_ADEN; // TURN ON
    delay_us(5000);
    ADC1->ISR = ADC_ISR_EOC | ADC_ISR_EOS | ADC_ISR_OVR; // Clear flags
    SET_BIT(ADC1->CR, ADC_CR_ADSTART); // START CONV
}

void light() {
    startADC();
    while (!(ADC1->ISR & ADC_ISR_EOC));
    adcVal = ADC1->DR;
}

```

# References

- RM0351 Reference manual, STM32L4x6 advanced ARM®-based 32-bit MCUs
- STM32L476xx, Datasheet