

# 注意

- 1. 繳交時一律轉 PDF 檔
- 2. 一人繳交一份
- 3. 檔名:學號\_HW?.pdf 檔名請按照作業檔名格 式進行填寫 未依照格式不予批改

# 2022/XX/XX

# 實驗十一

# 暫存器定址指令

姓名:王嘉羽 學號:00957116

班級:資工3B

E-mail: vayne20011125@gmail.com


2022/12/05

## ● 實驗說明:

- 1. 如圖所示,設計一個架構實現條件跳躍指令
- 輸入: clk, reset
   輸出: w q[7:0]

請務必按照規定的 input 及 output 來做

請建一個 MPLAB 專案,打入下方給的組合語言 code, BUILD 並生成 HEX 檔,再將 HEX 轉成 Program Rom,模擬結果請參考下方的圖



組合語言

| The second second | 1000 SEC. 20 | a sessa sess                           |     |      |    |    |   |     |   |      |     |    |
|-------------------|--------------|--|-----|------|----|----|---|-----|---|------|-----|----|
| nnnn.             | MMM          | mmi                                    | www | MMM  | سس | mm | m | NNM | MM  | اسسا | MM  | MM |
|                   |              |  |     |      |    |    |   |     |   |      |     |    |
|                   |              | (00                                    | 28  |      |    |    |   |     | (14   |      | X X | 50 |
|                   | (00          |  |     | ),28 |    | 14 |   | (0a |   | (05  |     |    |
|                   | ,,nnn        | ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, |     |      |    |    |   |     | والمراق |      |     |    |

模擬結果

● 系統架構程式碼、測試資料程式碼與程式碼說明

## 截圖請善用 win+shift+S

♦ hw 1205.sv

```
F hw_1205.sv U X
output lagge

);

//logic [7:0] = q;

//logic [10:0] pc_next, pc_q, mar_q;

logic load pc_load_mar_load_ir_q, load w, load_port_b; //load|s|
logic [10:0] Rom_out_ir_q;

logic reset_ir_q;

logic ram_em;
                   logic reset ir q;

logic ram_en;

logic [2:0] ps_ns;

logic [2:0] ps_ns;

logic [7:0] alu_q, mux_out, ram_out, databus, RAM_mux, bcf_mux, bsf_mux, port_b_out;

logic [1:0] sel_RAM_mux;

logic sel_alu_sel_pc_sel_bus; //mmymmlogic [2:0] sel_bit;
                     if(sel_pc) pc_next = ir_q[18:8];
also pc_next = pc_q + 1;
and
                   always ff #(escadge clk)
begin

if(reset)

pc_q <= #1 0;
else if(load pc)

pc_q <= #1 pc_next;
and
                   always_ff @(posedge clk)
begin

if(load_mar)

mar_q <- #1 pc_q;
                    begin

if(reset_ir_q)

ir_q <= #1 0;

else if(lead_ir_q)

ir_q <= #1 Rem_out;

end
                    // loud_s
always ff #(posedge clk)
begin
lf(reset)
                    w_q <= #1 0;
else lf(load_w)
w_q <= #1 alu_q;
end
                    //
single_nort_ram_122x8 ram(databus,ir_q[6:0],ram_em,clk,ram_out);
                   always_comb
begin
begin
ff;sel_alu == 0) mux_out = lr_q[7:0];
else mux_out = RAM_mux[7:0];
und
                    //...port_b.
always ff @(posodge clk)
if(nesot) port b_out <= 0;
else if(load_port_b) port_b_out <= databus;
                    begin
case(sel_RAM_mux)
                           0: RAM mux = ram out;
1: RAM mux = bcf_mux;
2: RAM mux = bsf_mux;
```

```
##(sal_bit)
3'b680: bcf_mux = ram_out & 8'b1111_1118;
3'b680: bcf_mux = ram_out & 8'b1111_1811;
3'b681: bcf_mux = ram_out & 8'b1111_1811;
3'b180: bcf_mux = ram_out & 8'b1111_1811;
3'b180: bcf_mux = ram_out & 8'b1111_1111;
3'b181: bcf_mux = ram_out & 8'b1811_1111;
3'b181: bcf_mux = ram_out & 8'b1811_1111;
Case (cal. bit)

3'be00: bsf max = ram out | 8'be000 seet;

3'be01: bsf max = ram out | 8'be000 seet;

3'be010: bsf max = ram out | 8'be000 seet;

3'be011: bsf max = ram out | 8'be000 slee;

3'b110: bsf max = ram out | 8'be000 seet;

3'b110: bsf max = ram out | 8'be000 see0;

3'b110: bsf max = ram out | 8'be100 see0;

3'b111: bsf max = ram out | 8'be100 see0;

3'b111: bsf max = ram out | 8'be100 see0;

condcase
 assign ADDAF = (ir.q|13:8] == 6'8000:11);
assign ADDAF = (ir.q|13:8] == 6'8000:81);
assign CLBAF = (ir.q|13:7] == 7'80000:81);
assign CLBAF = (ir.q|13:2] == 12'80000:1000
assign ECDF = (ir.q|13:8] == 6'8001001;
assign ECDF = (ir.q|13:3] == 5'8000011);
assign ECDF = (ir.q|13:13] == 5'8000011);
  assign INCF = (ir_q[13:8] == 6'b001010);
assign IONNF = (ir_q[13:8] == 6'b000100);
assign MOVF = (ir_q[13:8] == 6'b00100);
assign MOVF = (ir_q[13:7] == 7'b000001);
assign SUBNF = (ir_q[13:8] == 6'b000010);
assign XONNF = (ir_q[13:8] == 6'b000110);
 assign BCF = (ir_q[i3:10] == 4'b8100);
assign BSF = (ir_q[i3:10] == 4'b8101);
assign BTFSC = (ir_q[i3:10] == 4'b6110);
assign BTFSS = (ir_q[i3:10] == 4'b6111);
assign BTFSS = (ir_q[i3:8] == 6'b601011);
assign IMCFSZ = (ir_q[i3:8] == 6'b601111);
  assign sel_bit = ir_q[9:7];
assign btfsc_skip_bit = (ram_out[ir_q[9:7]] == 8);
assign btfsc_skip_bit = (ram_out[ir_q[9:7]] == 1);
assign btfsc_bitfsc_skip_bit = (8TFSC & btfsc_skip_bit) | (8TFSC & btfsc_skip_bit);
assign alumut_zero = (alu_q == 8);
  assign addr_port_b - (ir_q[s:0] =- 7'hed);
assign ASBF - (ir_q[i]:8] =- 6'bil0il);
assign LSLF - (ir_q[i]:8] =- 6'bil0il);
assign LSRF - (ir_q[i]:8] =- 6'bil0il0);
assign RRF - (ir_q[i]:8] =- 6'b00100);
assign RRF - (ir_q[i]:8] =- 6'b00100);
assign SABF - (ir_q[i]:8] -- 6'b00110);
```

```
default: alu_q = mux_out = w_q;
endcase
end
                                    parameter T8 = 8;
parameter T2 = 1;
parameter T2 = 2;
parameter T2 = 3;
parameter T4 = 4;
parameter T5 = 5;
parameter T6 = 6;
                                    always ff @(poxedge clk)
begin
lf(reset) ps <= #1 0;
else ps <= #1 ms;
end
begin
load_mar = 1;
ns = T2;
end
                                            T2:
bogin
lead_pt = 1;
ns = T3;
                                            T3:
    begin
    lead ir_q = 1;
    ns = T4;
    ord

T4:
    begin
                                          T4:
begin

if(MOVIM) up = 5;
else if(ADDLM) up = 8;
else if(SABLM) up = 1;
else if(ANDLM) up = 2;
else if(ANDLM) up = 2;
else if(MORIM) up = 4;
else if(MORIM) up = 4;
                                                                         alse If(ADDNF) op = 8;
else If(ANDNF) op = 2;
else If(CLRF) op = 8;
else If(CLRN) op = 8;
else If(COMF) op = 9;
else If(DECF) op = 7;
                                                                         else if(INCF) op = 6;
else if(IONNF) op = 3;
else if(MONF) op = 5;
else if(SUBNF) op = 1;
else if(XORNF) op = 4;
                                                                         else if (BCF || BSF) op = 5;
else if (BCFSZ) op = 7;
else if (IMCFSZ) op = 5;
else if (IMCFSZ) op = 4*hA;
else if (LSEF) op = 4*hA;
else if (LSEF) op = 4*hC;
else if (RUF) op = 4*hC;
else if (RUF) op = 4*hC;
else if (RUF) op = 4*hC;
else if (SMAPF) op = 4*hC;
else if (SMAPF) op = 4*hC;
                                                                          1f(MOVLM || ADOLW || SUBLW || ANDLW || IORLM || XORLM)
load_W = 1;
else 1f(GOTO)
```

### ♦ Program\_Rom.sv

```
design > 

■ Program_Rom.sv
      module Program_Rom(
          output logic [13:0] Rom_data_out,
          input [10:0] Rom_addr_in
  5
          logic [13:0] data;
          always_comb
              begin
                  case (Rom_addr_in)
                      10'h0 : data = 14'h01A5;
                      10'h1 : data = 14'h0103;
                      10'h2 : data = 14'h3028;
                      10'h3 : data = 14'h00A5;
                      10'h4 : data = 14'h37A5;
                      10'h5 : data = 14'h0D25;
                      10'h6 : data = 14'h36A5;
                      10'h7 : data = 14'h3525;
                      10'h8 : data = 14'h0CA5;
                      10'h9 : data = 14'h0E25;
                      10'ha : data = 14'h280A;
                      10'hb : data = 14'h3400;
                      10'hc : data = 14'h3400;
                      default: data = 14'h0;
              end
 26
           assign Rom_data_out = data;
 28
      endmodule
```

### ♦ testbench.sv

### 

#### 

```
simulation > modelsim > ≡ sim.do

1 vsim -voptargs=+acc work.testbench

2 view structure wave signals

3

4 do wave.do


5

6 log -r *

7 run -all
```

♦ wave.do

## ● 模擬結果與結果說明:



和作業要求一致~一開始不一致我還以為是我組合語言打錯了,結果我發現我 ram[37]和 w\_q 放 反了,上下的順序反了,然後調一下就對了!

## ● 結論與心得:

- ◎ 隨著程式碼變長,每次遇到問題就越來越難找了,因為不知道是這禮拜造成的錯,還是以前就有錯了。最近助教把前幾次的作業改好,我發現有一個地方我在檢查結果時沒有檢查到,然後助教發現錯了,我就去檢查我的 code,不檢查還好,一檢查發現..挖....錯一大堆,有一串 opcode 我都打錯...然後當初還可以正常運行...好好笑...幸好有即時發現,如果在段考才發現,真的會不知道該怎麼辦才好..
- 有了這個經驗,我現在寫 code 會寫完就檢查一次,不會等結果有錯才檢查(以前都是 ce 或結果錯誤才檢查...),也因為這樣這次作業很快就完成了!沒有奇奇怪怪的錯誤!