

2022/11/7

實驗七

立即數定址

姓名:王嘉羽 學號:00957116

班級:資工3B

E-mail: vayne20011125@gmail.com

注意


- 1. 繳交時一律轉 PDF 檔
- 2. 繳交期限為 上完課後 當週五晚上 12 點前
- 3. 一人繳交一份
- 4. 檔名:學號_HW?.pdf 檔名請按照作業檔名格 式進行填寫

● 實驗說明:

- 1. 如圖所示,設計一個架構實現立即定址的指令
- 2. 輸入: clk, reset
- 3. 輸出:w q[7:0]

下方有附 Rom 的截圖,請務必按照規定的 input 及 output 來做

● 系統硬體架構方塊圖(接線圖):



架構圖

```
module Program Rom (
    output logic [13:0] Rom data out,
    input [10:0] Rom addr in
);
    logic [13:0] data;
    always comb
    begin
        case (Rom addr in)
            11'h0: data = 14'h3044;
                                             //MOVLW
            11'h1: data = 14'h3E01;
                                             //ADDLW
            11'h2: data = 14'h3802;
                                             //IORLW
            11'h3: data = 14'h39FE;
                                             //ANDLW
            11'h4: data = 14'h3C47;
                                             //SUBLW
            11'h5: data = 14'h3A55;
                                             //XORLW
            11'h6: data = 14'h3AAA;
                                             //XORLW
            default:data = 14'h0;
        endcase
    end
    assign Rom_data_out = data;
endmodule
```

系統架構程式碼、測試資料程式碼與程式碼說明(.sv 檔及.do 檔都要截圖)截圖請善用 win+shift+S

hw 1107.sv

```
timescale lns/10ps
   ⊟module hw 1107(
        input clk,
3
 4
        input reset,
5
        output logic [7:0] w_q
 6
        logic [10:0] pc_next, pc_q,mar_q;
8
        logic load pc, load mar, load ir q, load w;
 9
        logic [13:0] Rom_out, ir_q;
        logic reset_ir_q;
logic [2:0] ps,ns;
logic [2:0] op;
10
11
12
        logic [7:0] alu q;
13
        logic MOVLW;
14
15
        logic ADDLW;
16
        logic SUBLW;
17
        logic ANDLW;
18
        logic IORLW;
19
        logic XORLW;
20
                       -pc-
        assign pc_next = pc_q + 1;
21
                                              //找到下一個指令
23
        always_ff @(posedge clk)
                                                //有load信號,再讀取
24
        begin
25
           if (reset)
              pc_q <= #1 0;
26
           else if (load_pc)
27
              pc_q <= #1 pc_next;
28
29
30
        //----mar-----
31
32
        always_ff @(posedge clk)
33
   begin
34
           if (load mar)
              mar_q <= #1 pc_q;
35
36
37
        //----ROM-----
38
39
        Program_Rom rom1 (Rom_out, mar_q);
40
        //----IR-----
41
42
        always_ff @(posedge clk)
43
   begin
44
           if (reset_ir_q)
45
              ir_q <= #1 0;
46
           else if (load ir q)
              ir_q <= #1 Rom out;
47
48
        //----load w-----
50
        always_ff @(posedge clk)
51
52
   begin
53
           if (reset)
             w_q <= #1 0;
54
55
           else if (load w)
             w_q <= #1 alu_q;
56
57
58
59
        //----controller-----
        //解碼指令,並給op值
60
        assign MOVLW = (ir_q[13:8] == 6'b110000);
61
        assign ADDLW = (ir_q[13:8] == 6'b111110);
62
        assign SUBLW = (ir_q[13:8] == 6'b111100);
63
64
        assign ANDLW = (ir_q[13:8] == 6'b111001);
65
        assign IORLW = (ir_q[13:8] == 6'b111000);
66
        assign XORLW = (ir_q[13:8] == 6'b111010);
68
        always_comb
69
   П
       begin
70
          if (reset)
             op <= #1 0;
71
72
          else
73
   begin
74
                if (MOVLW) op = 5;
                 else if (ADDLW) op = 0;
75
76
                else if (SUBLW) op = 1;
                else if (ANDLW) op = 2;
77
78
                else if(IORLW) op = 3;
79
                else if (XORLW) op = 4;
80
                else op = 6;
81
             end
       end
```

```
//----- 用op決定計算結果
 85
          always comb
 86 ⊟
          begin
 87
             if (reset)
                alu_q <= #1 0;
 88
 89
             else
 90 🖹
                begin
 91 ⊟
                    case (op)
                      0: alu_q = ir_q[7:0] + w_q;

1: alu_q = ir_q[7:0] - w_q;

2: alu_q = ir_q[7:0] & w_q;

3: alu_q = ir_q[7:0] | w_q;

4: alu_q = ir_q[7:0] ^ w_q;

5: alu_q = ir_q[7:0];
 92
 93
 94
 95
 96
 97
 98
                    endcase
 99
                end
100
          end
          //---- 有限狀態機
103
          parameter T0 = 0;
104
          parameter T1 = 1;
105
         parameter T2 = 2;
parameter T3 = 3;
106
107
          parameter T4 = 4;
108
          parameter T5 = 5;
109
          parameter T6 = 6;
110
111
          always_ff @(posedge clk)
112
113 ⊟
          begin
             if(reset) ps <= #1 0;
114
115
             else ps <= #1 ns;
116
117
118
          always_comb
119 ⊟
                                             //初始化
          begin
120
          load mar = 0;
121
          load pc = 0;
          reset_ir_q = 0;
load_ir_q = 0;
122
123
124
          load_w = 0;
125
          ns = 0;
126 ⊟
127 |
           case (ps)
             T0:
                                         //初始化ir_q
128
    begin
129
                 reset_ir_q = 1;
130
                   ns = \overline{T}1;
131
                end
132
133
134
               begin
                load_mar = 1;
ns = T2;
135
                                         //load mar
136
137
138
                end
139
            T2:
140
    Ė
               begin
141
                load_pc = 1;
                                         //load pc
142
                   ns = T3;
143
144
                end
145
146
             T3:
             begin
                                          //load ir_q
    ⊟
                load_ir_q = 1;
ns = T4;
147
148
149
                end
                                           //load w
              begin
152 ⊟
                load_w = 1;
153
154
                   ns = T5;
155
                end
156
157
                                           //空狀態
              begin
158 ⊟
                ns = T6;
end
159
160
161
             T6:
162 🚊
              begin
                 ns = T1;
163
                end
164
165
          endcase
166
          end
167 endmodule
```

program_Rom.sv

```
Emodule Program Rom (
         output logic [13:0] Rom_data_out,
         input [10:0]Rom_addr_in
 4
 5
 6
          logic [13:0] data;
          always comb
 9
   begin
10
                    case (Rom_addr_in)
                       11'h0 : data = 14'h3044;
11'h1 : data = 14'h3E01;
                                                      //MOVLX 1
11
12
                                                       //ADDLXW 12
13
                        11'h2 : data = 14'h3802;
                                                       //MOVLW 2
                        11'h3 : data = 14'h39FE;
14
                                                       //ADDLW 2
                       11'h4: data = 14'h3C47;
11'h5: data = 14'h3A55;
11'h6: data = 14'h3AAA;
15
                                                       //MOVLX 6
16
                                                      //ADDLW 7
17
                                                      //ANDLW 7
18
                        default: data = 14'h0;
19
                    endcase
20
               end
21
22 23
           assign Rom_data_out = data;
24
     endmodule
25
```

testbench.sv

```
`timescale 1ns/10ps
     module testbench;
        logic reset;
        logic clk;
6
        logic [7:0] w_q;
        hw_1107 hw_1107_1(
           .reset(reset), //()內的變數為tb的變數,"."後面為hw_1107.sv的變數,將2者對應起來
            .clk(clk),
            .w_q(w_q)
        always #10 clk = ~clk;
        initial begin
           reset = 1;clk = 0; //一開始先reset,將時脈歸0
            #15 reset = 0;
            #1000 $stop;
19
     endmodule
```

compile.do

```
simulation > modelsim > \( \exists \) compile.do

1     #vlib work

2
3
4
5     # -----
6     vlog ../tb/testbench.sv
7     vlog ../../design/hw_1107.sv
vlog ../../design/Program_Rom.sv
9
```

sim.do

```
simulation > modelsim > ≡ sim.do

1 vsim -voptargs=+acc work.testbench

2 view structure wave signals

3

4 do wave.do

5


6 log -r *

7 run -all
```

wave.do

```
simulation > modelsim > ≡ wave.do
      onerror {resume}
      quietly WaveActivateNextPane {} 0
      #add wave -noupdate -divider {TOP LEVEL INPUTS}
      #add wave -noupdate -format Logic /testbench/clk
      #add wave -noupdate -format Logic /testbench/rst
      add wave -noupdate -divider {adder}
      add wave -noupdate -format logic
                                          /testbench/hw_1107_1/reset
                                         /testbench/hw_1107_1/clk
      add wave -noupdate -format logic
      add wave -noupdate -format Literal -radix Unsigned
                                                             /testbench/hw_1107_1/ps
      add wave -noupdate -format Literal -radix Unsigned
                                                             /testbench/hw_1107_1/pc_next
      add wave -noupdate -format Literal -radix Hexadecimal /testbench/hw_1107_1/ir_q
      add wave -noupdate -format Literal -radix Hexadecimal
                                                             /testbench/hw_1107_1/op
      add wave -noupdate -format Literal -radix Hexadecimal
                                                             /testbench/hw_1107_1/w_q
```

● 模擬結果與結果說明:



ppt 可結果圖是在狀態 6 才 load w,但是前面是寫狀態 4 load w,我是按照 ppt 前面介紹的那邊寫的。

● 結論與心得:

感覺東西有越來越難的趨勢,但是隨著教材變難,也更了解了整個的運作流程。寫完後,覺得一開始設計這架構的人還蠻聰明的,他用很巧妙的方式決定變數,在組合邏輯和序向邏輯裡轉換,就可以比一般軟體還要快很多,而且寫法也簡單很多。真是佩服佩服!