

注意

- 1. 繳交時一律轉 PDF 檔
- 2. 一人繳交一份
- 3. 檔名:學號_HW?.pdf 檔名請按照作業檔名格 式進行填寫 未依照格式不予批改

2022/01/02

實驗十四

進階組合語言

姓名:王嘉羽 學號:00957116

班級:資工3B

E-mail: vayne20011125@gmail.com

2022/01/02

● 實驗說明:

第一題:

```
■ 設計組合語言,用來顯示自己的學號,運行於PIC MCU上。

■ 輸出到PORT_B

COUT<< 0; cout<< 0; cout<< 6; cout<< 7; cout<< 7; cout<< 0; cout<< 0; cout<< 3;
```

第二題:

```
a 0x25 c 0x24 answer 0x23
answer = a * c;

Int a = 5;
int c = 3;
int count = c;
int answer = 0;
while(1)

{
    answer = answer + a;
    count --;
    if(count==0)  //decfsz
}

{
    break;
}

cout << answer;
```


第三題:

```
a 0x25 c 0x24 answer 0x23
                                 ■ 把answer輸出到PORT B
answer = a / c;
C語言: int count =0;
        int a = 21;
        int c = 3;
        int temp =0;
        while (1)
           a = a-c;
           count++;
           if (a<0)
                         //btfss a 7 判斷第8個bit是不是1
            {
               break;
        }
           count --;
           cout << count //count = a/c
           temp =0-a;
           mod = c-temp
           cout << mod
                          //a%c;
```

第四題:

```
輾轉相除法(可以用迴圈暴力解)
a 0x25 b 0x24 answer(最大公因數) 0x23
int a = 36;
int c = 21;
int temp;
while (1)
   temp = a%c;
   a=c;
   c=temp;
  if (c<=0)
               //不能小於0,也不能等於0
               //先做btfss c,7 跳過代表小於0 再做 w = b; decf w; btfss w,7
               //跳過代表等於0 都沒跳過則都是goto同一個地方
      break;
}
cout <<a;
```

● 系統硬體架構方塊圖(接線圖):



- 系統架構程式碼、測試資料程式碼與程式碼說明 截圖請善用 win+shift+S
- ◆ 組語:
 - 第一題:

```
C:\...\hw14_1.asm
         #include <pl6Lf1826.inc>
                 org 0x00
                movlw 0
                 movwf PORTE
                 movlw 0
                 movwf PORTE
                 movwf PORTE
                 movlw 5
                 movwf PORTE
                 movlw 7
                 movwf PORTE
                 movwf PORTE
                 movwf PORTE
                movlw 6
                              ; // port_b <- w
                              ; //回到100p的地方
                 goto loop
                 end
```

■ 第二題:

```
C:\...\hw14_2.asm
       #include <pl6Lf1826.inc>
             eau 0x25
             equ 0x24
       answer equ 0x23
       count
             equ 0x22
             org 0x00
                          ;// w <- 5
             movlw 5
                          ;// a <- w (a = 5)
             movwf a
                           ;// w <- 3
             movlw 3
             movwf c
                          ;// c <- w (c = 3)
                          ;// w <- c
;// count <- w (count = c)
             movf c,0
             movwf count
                          ;// answer = 0
             clrf answer
                           i = 3 / w < -a (w = 5)
             movf a, 0
            loop
             goto loop
             movf answer,0 ;// w <- answer
             movwf PORTE
                           ;// port_b <- w (port_b = ans)
             end
```

■ 第三題:

```
■ C:\Users\Chia-Yu Wang\Desktop\Computer-System-Design\mplab\asm_file\HW14_3.asm*
        #include <pl6Lf1826.inc
                equ 0x25
                equ 0x24
         answer equ 0x23
                                ;//題目中count變數就是answer
        count equ 0x22
        temp
                equ 0x21
        mod
                equ 0x20
                org 0x00
                                ;// count <- 0
                clrf count
                                 ;// w <- 21
                movlw .21
                                 ;// a <- w (a = 21)
                movwf a
                movlw 3
                                 ;// w <- 3
                                 ;// c <- w (c = 3)
                movwf c
                clrf temp
                                 ;// temp <- 0
        loop
              movf c,0
                                 ;// w <- c (w = c)
                                 ;// a <- a - w (a = a - c)
                subwf a, 1
                                ;// w <- 1 (w = 1)
;// count <- w + count (count++)
                movlw 1
                addwf count, 1
                btfss a,7
                goto loop
                subwf count,1 ;// count--
                               ;// w <- count
;// answer <- w
                movf count, 0
                                 :// port_b <- w (port_b = count = answer)
;// w <- a
                movwf answer
                movwf PORTE
                 movf a, 0
                 subwf temp, 1
                                 ;// temp = temp - w (temp -= a) (temp = 0-a)
                                 ;// w <- c (w = c)
                 movf c,0
                 movwf mod
                                 ;// mod <- w (mod = c)
                                 ;// w <- temp
;// mod <- mod - w (mod = mod - temp) (mod = c - temp)
                 movf temp, 0
                 subwf mod, 1
                                ;// w <- mod
;// port_b <- w (port_b = mod)
                 movf mod. 0
                 movwf PORTE
                 end
```

■ 第四題:

```
C:\Users\Chia-Yu Wang\Desktop\Computer-System-Design\mplab\asm_file\hw14_4.asm
        #include <pl6Lf1826.inc>
                equ 0x25
                equ 0x24
        answer equ 0x23
              egu 0x21
        temp
               egu 0x20
        mod
                org 0x00
                                ;// w <- 36
                movlw .36
                              ;// a <- w (a = 36)
;// w <- 21
                movwf a
                movlw .21
                                ;// c <- w (c = 21)
                movwf c
        ;// mod = a%c
                               ;// w <- c (w = c)
        loop movf c,0
                                ;// a <- a - w (a = a - c)
                subwf a.1
                btfss a,7
                goto loop
                                ;// w <- a
                movf a.0
                clrf temp
                                ;// temp <- 0
               subwf temp, 1
                                ;// temp = temp - w (temp -= a) (temp = 0-a)
                                ;// w <- c (w = c)
                movf c,0
                                ;// mod <- w (mod = c)
                movwf mod
                movf temp, 0
                                ;// w <- temp
                                ;// mod <- mod - w (mod = mod - temp) (mod = c - temp)
               subwf mod, 1
                movf c.0
                                :// w <- c
                movwf a
                                ;// a <- w (a = c)
                               ;// w <- mod
;// c <- w (c = mod)
                movf mod, 0
                movwf c
                btfss c,7
                goto test0
                               ;// >=0 會跳去檢驗是否為0
                               ;// <0 則跳出迴圈
                goto loweg0
        ;//檢驗是否為0
        test0 movf c,0
                                ;// w <- c
                                ;// temp <- w (temp = c)
                movwf temp
                              ;// temp--
;// >=0 就回loop
                decf temp
               btfss temp,7
                goto loop
                                ;// <0 則跳出迴閥
                goto loweg0
        ;//<=0∐I
        loweq0 movf a,0
                                :// w <- a
                                ;// ans <- w
                movwf answer
                movwf PORTE
                                ;// port_b <- w (port_b = a)
```

♦ Program_Rom.sv

■ 第一題:

```
module Program_Rom(
     output logic [13:0] Rom data out,
      input [10:0] Rom_addr_in
      logic [13:0] data;
      always_comb
begin
                 case (Rom_addr_in)
                       10'h0 : data = 14'h3000;
10'h1 : data = 14'h008D;
                       10'h2 : data = 14'h3000;
10'h3 : data = 14'h008D;
10'h4 : data = 14'h3009;
                       10'h5 : data = 14'h008D;
                        10'h6 : data = 14'h3005;
                       10'h7 : data = 14'h008D;
                       10'h8 : data = 14'h3007;
10'h9 : data = 14'h008D;
                       10'ha : data = 14'h3001;
                        10'hb : data = 14'h008D;
                       10'hc : data = 14'h3001;
10'hd : data = 14'h008D;
10'he : data = 14'h3006;
                       10'hf : data = 14'h008D;
                       10'h10 : data = 14'h2800;
                       10'h11 : data = 14'h3400;
10'h12 : data = 14'h3400;
default: data = 14'h0;
       assign Rom_data_out = data;
```

■ 第二題:

```
design > ≡ Program_Rom.sv
  1 v module Program_Rom(
          output logic [13:0] Rom_data_out,
           input [10:0] Rom addr in
           logic [13:0] data;
                   case (Rom_addr_in)
                       10'h0 : data = 14'h3005;
                       10'h1 : data = 14'h00A5;
                       10'h2 : data = 14'h3003;
 12
                       10'h3 : data = 14'h00A4;
                       10'h4 : data = 14'h0824;
                       10'h5 : data = 14'h00A2;
                       10'h6 : data = 14'h01A3;
                       10'h7 : data = 14'h0825;
                       10'h8 : data = 14'h07A3;
                       10'h9 : data = 14'h0BA2;
                       10'ha : data = 14'h2808;
                       10'hb : data = 14'h0823;
                       10'hc : data = 14'h008D;
                       10'hd : data = 14'h3400;
                       10'he : data = 14'h3400;
                      default: data = 14'h0;
           assign Rom_data_out = data;
      endmodule
```

■ 第三題:

```
design > 

■ Program_Rom.sv
      module Program_Rom(
          output logic [13:0] Rom_data_out,
          input [10:0] Rom_addr_in
          logic [13:0] data;
                   case (Rom_addr_in)
                       10'h0 : data = 14'h01A2;
                       10'h1 : data = 14'h3015;
                       10'h2 : data = 14'h00A5;
                       10'h3 : data = 14'h3003;
                       10'h4 : data = 14'h00A4;
                       10'h5 : data = 14'h01A1;
                       10'h6 : data = 14'h0824;
                       10'h7 : data = 14'h02A5;
                       10'h8 : data = 14'h3001;
                       10'h9 : data = 14'h07A2;
                       10'ha : data = 14'h1FA5;
                       10'hb : data = 14'h2806;
                       10'hc : data = 14'h02A2;
                       10'hd : data = 14'h0822;
                       10'he : data = 14'h00A3;
                       10'hf : data = 14'h008D;
                       10'h10 : data = 14'h0825;
                       10'h11 : data = 14'h02A1;
                       10'h12 : data = 14'h0824;
                       10'h13 : data = 14'h00A0;
                       10'h14 : data = 14'h0821;
                       10'h15 : data = 14'h02A0;
                       10'h16 : data = 14'h0820;
                       10'h17 : data = 14'h008D;
                       10'h18 : data = 14'h3400;
                       10'h19 : data = 14'h3400;
                       default: data = 14'h0;
                   endcase
 39
            assign Rom_data_out = data;
 41
      endmodule
```

■ 第四題:

```
design > 

■ Program Rom.sv
         module Program_Rom(
               output logic [13:0] Rom_data_out,
               input [10:0] Rom_addr_in
              always_comb
begin
                          case (Rom_addr_in)
                               10'h0 : data = 14'h3024;
10'h1 : data = 14'h00A5;
                               10'h3 : data = 14'h00A4;
10'h4 : data = 14'h0824;
                                10'h5 : data = 14'h02A5;
                               10'h6 : data = 14'h1FA5;
10'h7 : data = 14'h2804;
                                10'h8 : data = 14'h0825;
                               10'h9 : data = 14'h01A1;
10'ha : data = 14'h02A1;
  19
20
                               10'hb : data = 14'h0824;
                                10'hc : data = 14'h00A0;
                               10'hd : data = 14'h0821;
                               10'he : data = 14'h02A0;
                                10'hf : data = 14'h0824;
                               10'h10 : data = 14'h00A5;
10'h11 : data = 14'h0820;
10'h12 : data = 14'h00A4;
                               10'h13 : data = 14'h1FA4;
10'h14 : data = 14'h2816;
                                10'h15 : data = 14'h281C;
                               10'h16 : data = 14'h0824;
10'h17 : data = 14'h00A1;
10'h18 : data = 14'h03A1;
                               10'h19 : data = 14'h1FA1;
10'h1a : data = 14'h2804;
                               10'h1b : data = 14'h281C;
                                10'h1c : data = 14'h0825;
                               10'h1d : data = 14'h00A3;
10'h1e : data = 14'h008D;
                                10'h1f : data = 14'h3400;
                               10'h20 : data = 14'h3400;
                               default: data = 14'h0;
                assign Rom_data_out = data;
         endmodule
```

♦ Wave.do

■ 第一題:

■ 第二題:

■ 第三題:

```
ulation > modelsim > ≡ wave.do
    onerror {resume}
    quietly WaveActivateNextPane {} 0
   #add wave -noupdate -divider {TOP LEVEL INPUTS}
    #add wave -noupdate -format Logic /testbench/clk
   #add wave -noupdate -format Logic /testbench/rst
   add wave -noupdate -divider {adder}
   add wave -noupdate -format logic
                                               /testbench/hw 1219 1/reset
   add wave -noupdate -format logic
                                               /testbench/hw_1219_1/clk
   add wave -noupdate -format Literal -radix Unsigned add wave -noupdate -format Literal -radix Unsigned
                                                                          /testbench/hw_1219_1/ram/ram\[37\]
    add wave -noupdate -format Literal -radix Unsigned
                                                                          /testbench/hw_1219_1/ram/ram\[36\]
                                                                          /testbench/hw_1219_1/ram/ram\[35\]
/testbench/hw_1219_1/ram/ram\[34\]
/testbench/hw_1219_1/ram/ram\[33\]
    add wave -noupdate -format Literal -radix Unsigned
   add wave -noupdate -format Literal -radix Unsigned
    add wave -noupdate -format Literal -radix Unsigned
   add wave -noupdate -format Literal -radix Unsigned add wave -noupdate -format Literal -radix Unsigned
                                                                          /testbench/hw_1219_1/ram/ram\[32\\]
/testbench/hw_1219_1/w_q
    add wave -noupdate -format Literal -radix Unsigned
```

■ 第四題:

```
simulation > modelsim > ≡ wave.do
     onerror {resume}
      quietly WaveActivateNextPane {} 0
      #add wave -noupdate -divider {TOP LEVEL INPUTS}
     #add wave -noupdate -format Logic /testbench/clk
     #add wave -noupdate -format Logic /testbench/rst
      add wave -noupdate -divider {adder}
      add wave -noupdate -format logic /testbench/hw_1219_1/reset
      add wave -noupdate -format logic
                                        /testbench/hw_1219_1/clk
      add wave -noupdate -format Literal -radix Unsigned /testbench/hw_1219_1/ps
      add wave -noupdate -format Literal -radix Unsigned
                                                              /testbench/hw_1219_1/ram/ram\[37\]
      add wave -noupdate -format Literal -radix Unsigned
                                                             /testbench/hw_1219_1/ram/ram\[36\]
      add wave -noupdate -format Literal -radix Unsigned
                                                              /testbench/hw_1219_1/ram/ram\[35\]
      add wave -noupdate -format Literal -radix Unsigned
                                                              /testbench/hw_1219_1/ram/ram\[33\]
      add wave -noupdate -format Literal -radix Unsigned
                                                              /testbench/hw_1219_1/ram/ram\[32\]
      add wave -noupdate -format Literal -radix Unsigned
                                                              /testbench/hw_1219_1/w_q
      add wave -noupdate -format Literal -radix Unsigned
                                                              /testbench/hw 1219 1/port b out
```

```
design > € hw 1219.sv
        'timescale ins/18ps
        module hw_1219(
             input clk,
            //output logic [7:8] port_b_out
output logic [7:8] w_q
             logic [7:0] port_b_out;
             logic [10:0] pc_next, pc_q, mar_q,stack_q;
            logic load_pc, load_mar, load_ir_q, load_w, load_port_b; //loadill
logic [13:0] Rom_out,ir_q;
logic reset_ir_q;
             logic ran_en;
             logic [2:0] ps,ns;
logic [3:0] op;
logic [7:0] alu_q, mux_out, ram_out, databus, RAM_mux, bcf_mux, bsf_mux;
             logic [1:0] sel_RAM_mux;
             logic sel_alu,sel_bus;
             logic [2:0] sel_bit,sel_pc;
logic [10:0] k;
             logic push,pop;
logic [11:0] w_change,k_change;
          0: pc_next = pc_q + 1;

1: pc_next = ir_q[10:0];

2: pc_next = stack_q[10:0];

3: pc_next = pc_q + k_change;

4: pc_next = pc_q + w_change;

default: pc_next = 0;

endcase
             always_ff @(posedge clk) //有load信號 - 再盟取
                if(reset)
               pc_q <= #1 0;
else if(load_pc)
            pc_q <- #1 pc_next;
             always_ff @(posedge clk)
               if(load_mar)
             if(reset_ir_q)
              ir_q <= #1 8;
else if(load_ir_q)
ir_q <= #1 Rom_out;
             //----load_w
always_ff @(posedge clk)
            begin
if(reset)
                 w_q <- #1 0;
else if(load_w)
            w_q <- #1 alu_q;
             Stack stack(stack_q,pc_q[10:0],push,pop,reset,clk);
             single_port_ram_128x8 ram(databus,ir_q[6:0],ram_en,clk,ram_out);
```

```
if(sel_alu == 0) mux_out = ir_q[7:0];
                else mux_out = RAM_mux[7:0];
              if(sel_bus == 0) databus = alu_q;
else databus = w_q;
            always_ff @(posedge clk)
              if(reset) port b out <- 8;
                 else if(load_port_b) port_b_out <= databus;
                case (sel_RAM_mux)
                8: RAM_mux - ram_out;
                1: RAM mux - bcf mux;
                2: RAM_mux - bsf_mux;
            always comb
                case(sel bit)
                     3'b888: bcf_mux = ram_out & 8'b1111 1118;
                     3'b001: bcf_mux = ram_out & 8'b1111_1101;
3'b010: bcf_mux = ram_out & 8'b1111_1011;
                    3'b011: bcf_mux = ram_out & 8'b1111_0111;
                     3'b188: bcf_mux - ram_out & 8'b1118 1111;
                     3'b181: bcf_mux = ram_out & 8'b1181_1111;
                     3'b118: bcf_mux - ram_out & 8'b1011_1111;
                     3'b111: bcf_mux = ram_out & 8'b0111_1111;
                (sel_bit)
                      3'b000: bsf_mux = ram_out | 8'b0000_0001;
                     3'b881: bsf_mux = ram_out | 8'b8888_8818;
3'b818: bsf_mux = ram_out | 8'b8888_8188;
                    3'b811: bsf_mux = ram_out | 8'b8688 1888;
3'b188: bsf_mux = ram_out | 8'b8681_6888;
3'b181: bsf_mux = ram_out | 8'b8618_6888;
3'b118: bsf_mux = ram_out | 8'b8188_6888;
3'b111: bsf_mux = ram_out | 8'b1888_6888;
134
                                                                    // w c - k - MOVLW k
// w c - k+w ADDLN k
// w c - k-w SUBLW k
// w c - k8w ANDLN k
            assign MOVLW = (ir_q[13:8] == 6'b110000);
            assign ADDLW = (ir_q[13:8] -- 6'b111110);
            assign SUBLW = (ir_q[13:8] == 6'b111188);
            assign ANDLW - (ir_q[13:8] -- 6'b111001);
                                                                    // w <- k|w IORLW k
// w <- k^w XORLW k
            assign IORLW - (ir_q[13:8] -- 6'b111000);
            assign XORLW - (ir_q[13:8] -- 6'b111010);
            assign d = ir_q[7];
            assign ADDWF = (ir_q[13:8] == 6'b000111);
            assign ANDWF - (ir_q[13:8] -- 6'b888181);
            assign CLRF = (ir_q[13:7] == 7'b0000011);
            assign CLRW - (ir_q[13:2] -- 12'b888881888888); // w <- 8
            assign COMF - (ir_q[13:8] -- 6'b001001);
            assign DECF = (ir_q[13:8] == 6'b000011);
            assign GOTO - (ir_q[13:11] -- 3'b101);
            assign INCF - (ir_q[13:8] -- 6'b881818);
            assign IORWF - (ir_q[13:8] -- 6'beee188);
            assign MOVF = (ir_q[13:8] == 6'b001000);
assign MOVWF = (ir_q[13:7] == 7'b0000001);
```

```
assign SUBWF = (ir_q[13:8] == 6'b000010);
assign XORWF = (ir_q[13:8] == 6'b000110);
 assign BCF = (ir_q[13:10] -- 4'b0100);
assign BSF = (ir_q[13:10] -- 4'b0101);
 assign BTFSC = (ir_q[13:10] == 4'b0110);

assign BTFSS = (ir_q[13:10] == 4'b0111);

assign DECFSZ = (ir_q[13:8] == 6'b001011);

assign INCFSZ = (ir_q[13:8] == 6'b001111);
 assign btfsc_skip_bit = (ram_out[ir_q[9:7]] -= 0);
assign btfsc_skip_bit = (ram_out[ir_q[9:7]] -= 1);
assign btfsc_btfss_skip_bit = (BTFSC & btfsc_skip_bit) | (BTFSS & btfss_skip_bit);
 assign alwout_zero = (alu_q == 0);
 assign addr_port_b = (ir_q[6:0] -- 7'h0d);
assign CALL = (ir_q[13:11] == 3'b100); //CALL k assign RETURN = (ir_q == (14'b00000000001000)); //RETURN
 assign BRW = (ir_q == 14'b8888888888881811);
assign NOP = (ir_q == 8);
 assign w_change = {3'b0,w_q} - 1;
assign k_change = {ir_q[8],ir_q[8],ir_q[8:0]} - 1;
                           Case(op)

8: alu_q - mux_out + w_q;

1: alu_q - mux_out * w_q;

2: alu_q - mux_out & w_q;

3: alu_q - mux_out | w_q;

4: alu_q - mux_out ^ w_q;

5: alu_q - mux_out;
                           5: alu_q = mux_out;
6: alu_q = mux_out + 1;
7: alu_q = mux_out - 1;
8: alu_q = e;
9: alu_q = -mux_out;
4'hh: alu_q = (mux_out[7],mux_out[7:1]); //在縣 片塔 mux_out[7]
4'hB: alu_q = (mux_out[6:0],1'b0); //右縣 片塔 mux_out[7]
4'hC: alu_q = (1'b0,mux_out[7:1]); //右縣 片塔 mux_out[7]
4'hC: alu_q = (mux_out[6:0],mux_out[7]); //右縣 片塔 mux_out[8]
4'hC: alu_q = (mux_out[6:0],mux_out[7]); //右條 mux_out[8]
4'hC: alu_q = (mux_out[8],mux_out[7:1]); //右條 mux_out[8]
4'hC: alu_q = (mux_out[8],mux_out[7:4]); default: alu_q = mux_out + w_q; endcase
                           endcase
parameter T1 = 1;
parameter T2 = 2;
parameter T3 - 3;
parameter T4 - 4;
 parameter T5 = 5;
parameter T6 = 6;
  always_ff @(posedge clk)
      if(reset) ps <= #1 0;
else ps <= #1 ns;
```

```
load_mar - 0;
           load_pc = 0;
           reset_ir_q - 8;
           load_ir_q = 0;
load_w = 0;
           sel_pc - 0;
           sel_alu - 8;
           sel_bus = 8;
           ram_en = 0;
sel_RAM_mux = 0;
           load_port_b - 0;
           push - 0;
           pop - 8;
               case (ps)
                    begin
                        reset_ir_q = 1;
                        ns - T1;
                    end
                    begin
                         load_mar - 1;
                    begin
                        load_pc = 1;
                    begin
                        load_ir_q - 1;
                    begin
                         load_mar = 1;
                         sel_pc = 0;
load_pc = 1;
                         if(MOVLW) op = 5;
                         else if(ADDLW) op = 0;
                         else if(SUBLW) op = 1;
                         else if(ANDLW) op = 2;
                         else if(IORLW) op = 3;
                         else if(XORLW) op = 4;
                         else if(ADDNF) op - 8;
298
299
                         else if (ANDWF) op = 2;
                         else if(CLRF) op = 8;
                         else if(CLRW) op = 8;
else if(COMF) op = 9;
300
301
                         else if(DECF) op = 7;
                         else if(INCF) op = 6;
                         else if(IORWF) op = 3;
                         else if(MOVF) op = 5;
                         else if(SUBWF) op = 1;
                         else if(XORWF) op - 4;
                         else if(BCF || BSF) op = 5;
                         else if(ASRF) op = 4'hA;
else if(LSLF) op = 4'hB;
                         else if(LSRF) op = 4'hC;
                         else if(RLF) op = 4'hD;
else if(RRF) op = 4'hE;
                         else if(SWAPF)op = 4'hF;
                         else op - 8;
                         If(MOVLW | ADDLW | SUBLW | ANDLW | IORLW | XORLW)
```

```
load_w = 1;
else if(ADDWF || ANDWF || INCF || IORWF || MOVF || SUBWF || XORWF)
                                begin
sel_alu = 1;
                                    if(d==0) load_w = 1;
else ram_en = 1;
                           end
else if(CLRF) ram_en = 1;
                           else if(CLRW) load w = 1;
else if(COMF || DECF)
                                begin
sel_alu = 1;
                           ram_en = 1;
end
else if(MOVWF)
                                   sel_bus = 1;
                                     if(addr_port_b == 1) load_port_b = 1;
else if(addr_port_b == 0)ram_en = 1;
                           end
else if(BCF || BSF)
                                begin
sel_alu = 1;
                                     if(BCF) sel_RAM_mux = 1; //BCF = 1,BSF = 2
else sel_RAM_mux = 2;
                           else if(ASRF || LSLF || LSRF || RLF || RRF || SWAPF)
                                    if(d -- 0) load w - 1;
clsc if(d -- 1) ram_en - 1;
                           end
else if(CALL)
                           begin

push = 1;
end
else if(NOP)

pegin

ns = 15;
                      end
                    begin

if(60T0)

begin

sel_pc = 1;

load_pc = 1
                                    load_pc - 1;
                           end
clsc if(RETURN)
                                begin

sel_pc = 2;

load_pc = 1;
                                    pop - 1;
                           end
else if(CALL)
                               begin

sel_pc = 1;

load_pc = 1;
                           end
else if(BRA)
begin
                         end

clse if(BRM)

begin

load_pc = 1;

sel_pc = 4;
                      begin
  load_ir_q = 1; //fetch(#3)
                           if(DECFSZ) op = 7;
else if(INCFSZ) op = 6;
                                   if(GOTO || CALL || RETURN || BRA || BRW)
                                             reset_ir_q = 1;
                                   else if(DECFSZ || INCFSZ)
                                               sel_alu - 1;
                                               if(d -- 0) load w - 1;
                                               else ram_en - 1;
                                             if(alwout_zero) reset_ir_q = 1;
                                   else if(BTFSC || BTFSS)
                                               if(btfsc_btfss_skip_bit) reset_ir_q = 1;
                                   ns - T4;
          endmodule
422
```

♦ Stack.sv

♦ testbench.sv


```
simulation > modelsim > ≡ compile.do

1 #vlib work

2

3

4

5 #----

6 vlog ../tb/testbench.sv

7 vlog ../../design/hw_1þ19.sv

8 vlog ../../design/Program_Rom.sv

9 vlog ../../design/single_port_ram_128x8.sv

10 vlog ../../design/Stack.sv
```



```
simulation > modelsim > ≡ simudo

1 vsim -voptargs=+acc work.testbench

2 view structure wave signals

3

4 do wave.do


5

6 log -r *


7 run -all
```

● 模擬結果與結果說明:

◆ 第一題:




(學號:00957116,6會比較長是因為他去做下一次迴圈,所以會經過 goto 的指令)



(pipeline ps: 1->2->3->4->5->6->4->5->6->4.....)

◆ 第二題:



ram[37] -> a

ram[36] -> c

 $ram[35] \rightarrow answer$


ram[34] -> count

當答案算完後(離開 loop 時),才將 ans 給 port_b



(pipeline ps: 1->2->3->4->5->6->4->5->6->4.....)

第三題:



在組合語言中對應到 ram 的變數:

ram[37] -> a (每次都-c,直到<o)

ram[36] -> c

 $ram[35] \rightarrow answer$


ram[34] -> count (算-了幾次,就是答案)

 $ram[33] \rightarrow temp$

ram[32] -> mod


Port b 第一次的值為 a/c (同 answer, ram[35])

第二次為 a%c (同 mod, ram[32])



(pipeline ps: 1->2->3->4->5->6->4->5->6->4.....)

第四題:



在組合語言中對應到 ram 的變數:

ram[37] -> a

ram[36] -> c

 $ram[35] \rightarrow answer$

 $ram[33] \rightarrow temp$

ram[32] -> mod

邏輯:


mod = a%c

a = c

c = mod

如果 $c \le 0$ 則 a 就是答案,把 a 輸入到 ans 和 port_b

如果 c > o 則一直重複直到<=0



(pipeline ps: 1->2->3->4->5->6->4->5->6->4.....)

● 結論與心得:

終於寫完作業了...一開始看到 4 題 c 語言翻譯覺得很可怕,但從第一題這樣慢慢寫,循序漸進後,就還好了。因為最難的應該是第四題,前面就好像堆積木一樣,慢慢把他堆起來。所以到了最後就會發現都差不多,都是加一點加一點東西這樣。不過我遇到最大的問題是,為甚麼沒有變數=變數的指令呀?這樣如果要做 c = a - b 都必須要:

w = a

C = W

w = b

c = c - w

- ☐ 這樣子好麻煩歐 q,都要透過 w 來當中間的媒介。我想了想是不是因為我們做的 cpu 指令很短呀,現在是 sub f,d 如果要變數 = 變數的話就必須: sub f,f,d 之類的,但是我們的指令長度似乎沒有辦法那麼長,應該是因為這樣吧(?
- → 這份作業寫完就正式 ending 掉這堂課了,考試我覺得還算理想吧,我交卷的時候助教:也太快了吧,那這樣表示我是第一個寫完的吧(x 我覺得這個考試算是有鑑別度的考試,因為現在的課程偏向"照著 ppt 打"只要這樣做然後不要粗心就會對,所以如果沒有給要哪個地方做甚麼,而是只給指令內容的話,那些照打的可能會很難適應,畢竟也沒有好好讀過自己的code。我很幸運的在改成 pipeline 時,有再好好想過為啥有些要在 t4 做有些要在 t5 做,所以就很剛好的考試會寫,耶!