

2022/11/28

實驗十

條件跳躍指令

姓名:王嘉羽 學號:00957116

班級:資工3B

E-mail: vayne20011125@gmail.com

注意

- 1. 繳交時一律轉 PDF 檔
- 2. 繳交期限為 上完課後 當週五晚上 12 點前
- 3. 一人繳交一份
- 4. 檔名:學號_HW?.pdf 檔名請按照作業檔名格 式進行填寫


● 實驗說明:

- 1. 如圖所示,設計一個架構實現條件跳躍指令
- 2. 輸入: clk, reset
- 3. 輸出:w q[7:0]

請務必按照規定的 input 及 output 來做

請建一個 MPLAB 專案,打入下方給的組合語言 code,BUILD 並生成 HEX 檔,再將 HEX 轉成 Program_Rom,模擬結果請參考下方的圖


● 系統硬體架構方塊圖(接線圖):



架構圖

```
#include
           <pl>pl6Lf1826.inc>
                               ; Include file locate at defu
           equ 0x25
temp
           equ 0x24
templ
           Program start
                               ; reset vector
           org
                   0x00
           movlw 03
                                  ; w=3
           movwf temp
                                   ;ram[25]=3
           movlw 01
                                   ; w=1;
                                   ;ram[24]=1
           movwf templ
loop
           incf templ, 1
                                  ;ram[24]++
           decfsz temp, 1
                                  ;if(ram[25]!=0)ram[25]--
           goto loop
                                   ;goto前兩行程式位址
           movf temp1,0
                                   ;w=ram[24]
           bcf temp1,2
                                   ;ram[24]=0;
           bsf temp, 3
                                   ;ram[25]=8;
           btfsc temp, 3
           btfss temp, 3
           movf templ, 0
           movf temp, 0
           goto $
                                   ;stop
           end
```

組合語言



模擬結果

- 系統架構程式碼、測試資料程式碼與程式碼說明 截圖請善用 win+shift+S
 - ♦ hw_1128.sv

```
//----sel_alu----
always_comb
begin

if(sel_alu == 0) mux_out = ir_q[7:0];

else mux_out = RAM_mux[7:0];
always_comb
begin
if(sel_bus == 0) databus = alu_q;
else databus = w_q;
end
always_comb
begin
                case(sel_RAM_mux)
0: RAM_mux = ram_out;
1: RAM_mux = bcf_mux;
2: RAM_mux = bsf_mux;
                Case (sel_bit)

3'b000: bcf_mux = ram_out & 8'b1111_1110;
3'b001: bcf_mux = ram_out & 8'b1111_1101;
3'b010: bcf_mux = ram_out & 8'b1111_1011;
3'b101: bcf_mux = ram_out & 8'b1111_0111;
3'b100: bcf_mux = ram_out & 8'b1110_1111;
3'b110: bcf_mux = ram_out & 8'b1101_1111;
3'b110: bcf_mux = ram_out & 8'b1011_11111;
3'b111: bcf_mux = ram_out & 8'b0111_1111;
a'b111: bcf_mux = ram_out & 8'b0111_1111;
andcase
  //------BSF_mux------always_comb
begin
             Degin

Case(sel_bit)

3'b000: bsf_mux = ram_out | 8'b0000_0001;

3'b010: bsf_mux = ram_out | 8'b0000_0001;

3'b010: bsf_mux = ram_out | 8'b0000_0100;

3'b110: bsf_mux = ram_out | 8'b0000_1000;

3'b100: bsf_mux = ram_out | 8'b001_0000;

3'b110: bsf_mux = ram_out | 8'b010_0000;

3'b110: bsf_mux = ram_out | 8'b010_0000;

3'b111: bsf_mux = ram_out | 8'b100_0000;

3'b111: bsf_mux = ram_out | 8'b100_0000;
// controller control
```

```
| assign ADOMF = (ir_q[13:8] == 6'b80011);
| assign CARP = (ir_q[13:8] == 6'b80001);
| assign CAR = (ir_q[13:8] == 6'b80001);
| assign CAR = (ir_q[13:8] == 6'b80001);
| assign CAR = (ir_q[13:8] == 6'b80101);
| assign GOTO = (ir_q[13:1] == 3'b101);
| assign GOTO = (ir_q[13:1] == 3'b101);
| assign MOMF = (ir_q[13:8] == 6'b801010);
| assign MOMF = (ir_q[13:8] == 6'b801010];
| assign MOMF = (ir_q[13:8] == 6'b801
```

```
always_comb
begin
load_mar = 0;
load_pr = 0;
load_pr = 0;
load_ir_q = 0;
load_w = 0;
sel_pc = 0;
sel_pc = 0;
sel_bus = 0;
ram_en = 0;
sel_RAM_mux = 0;
ns = 0;
case(ps)
T0:
begin
reset_ir_q = 1;
ns = T1;
end
li
begin
load
ns
                                                             T1:
    begin
    load_mar = 1;
    ns = T2;
end
                                                        T2:
begin
load_pc = 1;
ns = T3;
end
                                                        T3:
    begin
    load_ir_q = 1;
    ns = T4;
end
                                                     T4:
    begin
        if(MOVLW) op = 5;
        else if(ADOLW) op = 0;
        else if(SUBLW) op = 1;
        else if(ANDLW) op = 2;
        else if(IORLW) op = 3;
        else if(XORLW) op = 4;
        else if(XORLW) op = 2;
        else if(XORLW) op = 2;
        else if(XORLW) op = 2;
        else if(XORLW) op = 4;
                                                                                                   else if(ADOWF) op = 0;
else if(ANOWF) op = 2;
else if(CLRF) op = 8;
else if(CLRW) op = 8;
else if(COMF) op = 9;
else if(DECF) op = 7;
                                                                                                   else if(INCF) op = 6;
else if(IORWF) op = 3;
else if(MOVF) op = 5;
else if(SUBWF) op = 1;
else if(XORWF) op = 4;
                                                                                                   else if(BCF || BSF) op = 5;
else if(DECFSZ) op = 7;
else if(INCFSZ) op = 6;
else op = 10;
```

Program_Rom.sv

single_port_ram_128x8.sv

```
design/mw_1128.sv design/Program_Rom.sv Compilation Report-mou design/single_port_ram_12i

math is it is it
```

♦ testbench.do

sim.do

```
simulation > modelsim > ≡ sim.do

1 vsim -voptargs=+acc work.testbench

2 view structure wave signals

3

4 do wave.do

5

6 log -r *

7 run -all
```

wave.do

```
simulation > modelsim > \( \sim \) wave do

from the logic / testbench/clk

add wave -noupdate -format logic / testbench/rst

add wave -noupdate -divider {adder}

add wave -noupdate -format logic / testbench/hw_1128_1/reset

add wave -noupdate -format logic / testbench/hw_1128_1/reset

add wave -noupdate -format logic / testbench/hw_1128_1/clk

add wave -noupdate -format literal -radix Hexadecimal / testbench/hw_1128_1/ram/ram\[37\]

add wave -noupdate -format Literal -radix Hexadecimal / testbench/hw_1128_1/ram/ram\[37\]

add wave -noupdate -format Literal -radix Hexadecimal / testbench/hw_1128_1/ram/ram\[37\]

add wave -noupdate -format Literal -radix Hexadecimal / testbench/hw_1128_1/ram/ram\[37\]

add wave -noupdate -format Literal -radix Hexadecimal / testbench/hw_1128_1/ram/ram\[37\]

add wave -noupdate -format Literal -radix Hexadecimal / testbench/hw_1128_1/ram/ram\[36\]
```

compile.do

■ 模擬結果與結果說明:



和 ppt 結果相符合,助教上課也檢查過,應該是對的!

● 結論與心得:

- 這次的主題是跳躍指令,越來越複雜了。然後寫 code 過程也非常不順利,一直有錯,然後都 找不太到,找到一個後發現又有其他的錯,最一開始我是錯在 bcf 和 bsf 的 mux,要 and 或 是 or 沒有寫好。然後還有各式各樣的小錯誤,都讓我崩潰不已。不過很感謝助教,他在旁邊 非常有耐心的陪我找錯誤,讓我再最後順順利利的成功跑出結果了!
- 這也讓我知道程式碼應該要好好寫,不應該求短而省略很多,但可能是軟體寫習慣了,都有一些奇怪的寫法....。可能下次要寫這種大型 code 的時候要好好的寫架構,不要亂寫,不然 debug 真的好痛苦 qq