

2022/11/14

實驗八

暫存器定址

姓名:王嘉羽 學號:00957116

班級:資工3B

E-mail: vayne20011125@gmail.com

注意


- 1. 繳交時一律轉 PDF 檔
- 2. 繳交期限為 上完課後 當週五晚上 12 點前
- 3. 一人繳交一份
- 4. 檔名: 學號_HW?.pdf 檔名請按照作業檔名格 式進行填寫

● 實驗說明:

- 1. 如圖所示,設計一個架構實現暫存器定址的指令
- 2. 輸入: clk, reset
- 3. 輸出:w q[7:0]

下方有附 Rom 的截圖,請務必按照規定的 input 及 output 來做

● 系統硬體架構方塊圖(接線圖):



架構圖

```
module Program_Rom(
     output logic [13:0] Rom_data_out,
input [10:0] Rom_addr_in
     logic [13:0] data;
     always_comb
           case (Rom_addr_in)
                11'h0: data = 14'h01A5;
11'h1: data = 14'h0103;
                                                        //CLRF
                                                                              ram[25]=0
                                                        //CLRW
                                                                              w=0
                11'h2: data = 14'h3006;
11'h3: data = 14'h47A5;
11'h4: data = 14'h3005;
11'h5: data = 14'h0725;
                                                        //MOVLW 6
                                                        //ADDLW 0x25,1
                                                                              ram[25]=6
                                                        //MOVLW 5
                                                                              w=5
                                                        //ADDWF 0x25,0
                11'h6: data = 14'h3E02;
11'h7: data = 14'h05A5;
11'h8: data = 14'h03A5;
                                                        //ADDLW 2
                                                                              w=13
                                                        //ANDWF 0x25,1
                                                                              ram[25]=4
                                                       //DECF 0x25
//COMF 0x25
                                                                              ram[25]=3
                          data = 14'h280A;
                                                        //GOTO
                //這兩行為MPLAB清除暫存器的指令,不用管
                11'hb: data = 14'h3400;
11'hc: data = 14'h3400;
                default:data = 14'h0;
           endcase
     assign Rom_data_out = data;
endmodule
```

Program_Rom

系統架構程式碼、測試資料程式碼與程式碼說明(.sv 檔及.do 檔都要截圖) 截圖請善用 win+shift+S

♦ hw 1114.sv

```
`timescale lns/10ps
Emodule hw_1114(
   input clk,
            input reset,
           output logic [7:0] w_q
           logic [10:0] pc_next, pc_q,mar_q;
logic load_pc, load_mar, load_ir_q,load_w;
logic [13:0] Rom_out,ir_q;
 8
           logic [15:0] ROM_Out, 1r_q;
logic reset_ir_q, ram_en;
logic [2:0] ps,ns;
logic [3:0] op;
logic [7:0] alu_q, mux_out, ram_out;
10
12
13
           logic d;
14
            logic sel alu, sel pc;
15
           logic MOVLW;
17
            logic ADDLW;
18
           logic SUBLW;
logic ANDLW;
logic IORLW;
19
20
21
           logic XORLW;
22
                                                                      //找到下一個指令
           assign pc_next = pc_q + 1;
23
25
           always_ff @(posedge clk)
                                                                   //有load信號,再讀取
26 ⊟
           begin
27
28
               if (reset)
               pc_q <= #1 0;
else if(load_pc)
          pc_q <= #1 pc_next;
end</pre>
30
31
32
33
           always_ff @(posedge clk)
          alway-_
begin
  if(load_mar)
    mar_q <= #1 pc_q;</pre>
35
36
38
39
40
            //----ROM---
41
           Program_Rom rom(Rom_out,mar_q);
42
43
                           ---TR---
           always_ff @(posedge clk)
44
45 ⊟
           begin
              if(reset_ir_q)
    ir_q <= #1 0;
else if(load_ir_q)
    ir_q <= #1 Rom_out;</pre>
46
47
48
49
```

```
//----load_w----
        always_ff @(posedge clk)
54 ⊟
           if (reset)
55
           w_q <= #1 0;
else if(load_w)
56
57
            w_q <= #1 alu_q;
58
59
60
        single_port_ram_128x8 ram(alu_q,ir_q[6:0],ram_en,clk,ram_out);
61
62
        //----sel_alu-----
        always_comb
64
65
   begin
          if(sel_alu == 0) mux_out = ir_q[7:0];
67
           else mux_out = ram_out[7:0];
68
        70
71
 72
73
74
76
77
 79
          assign d = ir_q[7];
 80
          assign ADDWF = (ir_q[13:8] == 6'b000111); assign ANDWF = (ir_q[13:8] == 6'b000101);
 81
 82
          assign CLRF = (ir_q[13:8] == 6'b0000101);
assign CLRW = (ir_q[13:8] == 6'b000001);
assign COMF = (ir_q[13:8] == 6'b000001);
assign COMF = (ir_q[13:8] == 6'b001001);
 83
 84
 85
           assign DECF = (ir_q[13:8] == 6'b000011);
 86
 87
          assign GOTO = (ir_q[13:11] == 3'b101);
 88
 89
          always_comb
  90
          begin
  91
             if (reset)
                    op = 0;
 92
 93
              else
 94
                 begin
     F
 95
                    if(MOVLW) op = 5;
 96
                     else if (ADDLW) op = 0;
 97
                     else if (SUBLW) op = 1;
 98
                     else if (ANDLW) op = 2;
 99
                     else if (IORLW) op = 3;
100
                     else if (XORLW) op = 4;
101
102
                     else if (ADDWF) op = 0;
103
                     else if (ANDWF) op = 2;
104
                     else if(CLRF) op = 8;
                     else if(CLRW) op = 8;
else if(COMF) op = 9;
105
106
107
                     else if (DECF) op = 7;
108
                      else op = 10;
109
                  end
110
           end
111
112
           //----- 用op決定計算結果
113
           always_comb
114 ⊟
           begin
115
              if (reset)
116
                  alu_q <= #1 0;
117
              else
118
                  begin
119 ⊟
                      case (op)
120
                         0: alu_q = mux_out + w_q;
121
                         1: alu_q = mux_out - w_q;
                         2: alu_q = mux_out & w_q;
122
123
                         3: alu_q = mux_out | w_q;
124
                         4: alu_q = mux_out ^ w_q;
125
                         5: alu_q = mux_out;
                         6: alu_q = mux_out + 1;
126
127
                         7: alu_q = mux_out - 1;
128
                         8: alu_q = 0;
                         9: alu_q = ~mux_out ;
129
130
                         default: alu q = mux out + w q;
                      endcase
131
132
                  end
           end
133
```

```
//----- 有限狀態機
136
           parameter T0 = 0;
137
138
           parameter T1 = 1;
139
           parameter T2 = 2;
140
           parameter T3 = 3;
141
           parameter T4 = 4;
142
           parameter T5 = 5;
           parameter T6 = 6;
143
144
145
           always_ff @(posedge clk)
146
      begin
               if(reset) ps <= #1 0;</pre>
147
148
               else ps <= #1 ns;
149
150
151
           always_comb
152
           begin
                                                //初始化
153
           load mar = 0;
           load_mar = 0;
load_pc = 0;
reset_ir_q = 0;
load_ir_q = 0;
load_w = 0;
sel_pc = 0;
sel_alu = 0;
154
155
156
157
158
159
           ram_en = 0;
160
161
           ns = 0;
               case (ps)
162 ⊟
163
               T0:
                                                 //初始化ir_q
164
165
                    reset_ir_q = 1;
166
                      ns = \overline{T}1;
167
168
169
170
                  begin
171
                   load_mar = 1;
                                              //load mar
172
                      ns = T2;
173
174
175
176
                  begin
                     load_pc = 1;
ns = T3;
177
                                                //load pc
178
179
180
181
182
                  begin
                                                //load ir q
183
                     load_ir_q = 1;
184
                      ns = T4;
185
186
187
                                                //load w
188
                  begin
189
                      if (GOTO)
190
                         begin
191
                             sel_pc = 1;
192
                           load_pc = 1;
193
                       end
                    else if (ADDWF || ANDWF)
194
195
                      begin
196
197
                          sel_alu = 1;
if(d==0) load_w = 1;
198
                           else ram_en = 1;
199
                    else if(CLRF) ram_en = 1;
else if(CLRW) load_w = 1;
else if(COMF || DECF)
200
201
202
203
204
205
206
                          sel_alu = 1;
                           ram_en = 1;
                       end
207
208
209
210
                    else
                      load_w = 1;
                    ns = T5;
                 end
211
212
213 =
214
                                            //空狀態
                begin
                   ns = T6;
214
215
216
217 =
218
219
                end
             T6:
              begin
                    ns = T1;
                end
220
221
           endcase
           end
222 endmodule
```



```
simulation > modelsim > ≡ sim.do

1 vsim -voptargs=+acc work.testbench

2 view structure wave signals

3

4 do wave.do

5

6 log -r *

7 run -all
```




```
⊟module Program_Rom(
        output logic [13:0] Rom_data_out,
 3
        input [10:0]Rom_addr_in
 4
 5
 6
         logic [13:0] data;
         always_comb
 8
   begin
 9
   case (Rom_addr_in)
10
                               data = 14'h01A5;
                     11'h0:
                     11'h1:
                               data = 14'h0103;
11
                     11'h2:
                               data = 14'h3006;
12
13
                     11'h3:
                               data = 14'h07A5;
14
                     11'h4:
                               data = 14'h3005;
15
                     11'h5:
                               data = 14'h0725;
                               data = 14'h3E02;
                     11'h6:
16
                               data = 14'h05A5;
                     11'h7:
17
18
                     11'h8:
                               data = 14'h03A5;
                     11'h9:
                               data = 14'h09A5;
19
20
                     11'ha:
                               data = 14'h280A;
21
                     11'hb:
                               data = 14'h3400;
22
23
24
                     11'hc:
                               data = 14'h3400;
                     default: data = 14'h0;
                  endcase
25
             end
26
          assign Rom_data_out = data;
    endmodule
```

single_port_ram_128x8.sv

```
Emodule single port ram 128x8(
        input [7:0]data,
 3
        input [6:0] addr,
 4
        input ram_en,
 5
        input clk,
 6
        output logic [7:0] q
 7
 8
        // Declare the RAM variable
        //reg [DATA WIDTH-1:0] ram[2**ADDR WIDTH-1:0];
10
        logic [7:0] ram[127:0];
11
12
        always_ff @(posedge clk)
13
   begin
           // Write
14
15
           if (ram en)
              ram[addr] <= data;
16
17
        end
18
19
        // Continuous assignment implies read returns NEW data.
20
        // This is the natural behavior of the TriMatrix memory
21
        // blocks in Single Port mode.
22
23
        assign q = ram[addr];
     endmodule
```

● 模擬結果與結果說明:



● 結論與心得:

經過這次的作業我好像稍微了解之前計算機組織課在教的東西,就是組合語言的 r,i,j-format 指令,每一個的格式都不一樣,以前還不懂為甚麼要分格式,現在懂了!也大致了解每個在表達的東西!這次收穫良多!

不過這次在實作上也遇到奇怪問題,一開始可以編譯,然後過一下他突然不能編譯了!!不過後來發現是 if 後面要寫一個 else,不然他會不讓我過 gq