

# 2022/10/05

# 實驗四

# 序向邏輯練習

姓名:王嘉羽 學號:00957116

班級:資工3B

E-mail: vayne 20011125@gmail.com

# 注意


- 1. 繳交時一律轉 PDF 檔
- 2. 繳交期限為 上完課後 當週五晚上 12 點前
- 3. 一人繳交一份
- 4. 檔名:學號\_HW?.pdf 檔名請按照作業檔名格 式進行填寫

# — · Counter + register

## ● 實驗說明:

設計 2 個 controller 和 1 個加法器,將其中一個 counter 數到 9,另一個 counter 數到 4,然後相加,最後存入一個暫存器 w 中,輸出暫存器 w 的值

## ● 系統硬體架構方塊圖(接線圖):



● 系統架構程式碼、測試資料程式碼與程式碼說明(.sv 檔及.do 檔都要截圖) 截圖請善用 win+shift+S

▶ 硬體程式碼

```
timescale 1ns/10ps
 2
   module counter_reg(
 3
        input clk,
                                  //時脈
 4
        input reset,
                                  //reset
                                  //載入控制
        input load_w,
        output logic[3:0] q
                                 //輸出
    [);
 8
        logic cp1,cp2;
                                 //是否計數
        logic [3:0] a,b;
logic [1:0] ps,ns;
10
11
                                 //現在狀態 下一個狀態
12
13
        always_ff @(posedge clk)
14
   15
           if(reset)
           ps <= #1 0;
else
16
17
            ps <= #1 ns;
18
19
20
21
        always_ff @(posedge clk)
                                     //counter1
22
        begin
         if(reset) a <= #1 0;
23
24
           else if(cp1) a <= #1 a + 1;
25
26
27
         always_ff @(posedge clk)
                                         //counter2
28
   ⊟
        begin
            if(reset) b <= #1 0;
29
            else if(cp2) b \le \#1 b + 1;
30
31
32
33
         parameter STATE_TOGTHER = 0; //一起計數
        parameter STATE_CNT1 = 1; //只數cnt1
34
35
        parameter STATE STOP = 2;
                                           //暫停
36
37
        always_comb
38
   begin
           cp1 = 0; cp2 = 0;
39
  40
           case (ps)
   41
             STATE_TOGTHER:
                                     //一起計數
42
             begin
if(b == 4'd4)
43
                                      //當cnt2數到4 , 就只數cnt1
44
   ė
                   begin
                      cp1 = 1;
45
46
                       ns = STATE CNT1;
47
                    end
48
                                      //不然就一起數
             else
                      ns = STATE TOGTHER;
50
                      cp1 = 1;

cp2 = 1;
51
52
53
                    end
54
             end
55
              STATE CNT1:
57
              begin
                 if(a == 4'd9) ns = STATE_STOP;
58
59
60
                    begin
61
                      ns = STATE CNT1;
62
                       cp1 = 1;
63
64
65
66
              STATE STOP:
                                        //不數了
67
              ns = \overline{STATE}_{STOP};
68
69
           endcase
70
        end
71
72
        always_ff @(posedge clk)
73
   74
           if (reset)
75
             q <= 0;
           else if(load_w == 1)
76
77
             q \le a+b;
78
              q <= q;
79
81 endmodule
```

#### > testbench

### > compile.do

```
simulation > modelsim > \( \exiconpile.do \)
    #vlib work
2
3
4
5 # ------
6 vlog ../tb/testbench.sv
7 vlog ../../design/counter_reg.sv
8
9
10
11
12
13 # ------
14
```

#### > sim.do

```
simulation > modelsim > ≡ sim.do

1 vsim -voptargs=+acc work.testbench

2 view structure wave signals

3

4 do wave.do

5


6 log -r *

7 run -all
```

#### wave.do

```
simulation > modelsim > ≡ wave.do
      onerror {resume}
      quietly WaveActivateNextPane {} 0
      #add wave -noupdate -divider {TOP LEVEL INPUTS}
      #add wave -noupdate -format Logic /testbench/clk
      #add wave -noupdate -format Logic /testbench/rst
  8
 10
 11
      add wave -noupdate -divider {adder}
 12
      add wave -noupdate -format logic
                                                  /testbench/counter_reg1/reset
 13
      add wave -noupdate -format logic
                                                  /testbench/counter_reg1/clk
      add wave -noupdate -format Literal -radix Unsigned /testbench/counter_reg1/load_w
      add wave -noupdate -format Literal -radix Unsigned /testbench/counter_reg1/a
 16
      add wave -noupdate -format Literal -radix Unsigned /testbench/counter_reg1/b
 17
      add wave -noupdate -format Literal -radix Unsigned
                                                           /testbench/counter_reg1/q
```

## ● 模擬結果與結果說明:




a(cnt1)從 0~9 · b(cnt2)從 0~4 然後加起來 · 當 load\_w = 1 時 · 會將上一次的結果載入


### 二、紅綠燈


## ● 實驗說明:

- 1. 用 FSM(Finite State Machine)實作紅綠燈
- 2. 第一組紅綠燈(R[0], Y[0], G[0]) 由紅燈為起點依序變換為 綠燈→黃燈..
- 3. 第二組紅綠燈(R[1], Y[1], G[1]) 根據地一組紅綠燈的狀態顯示 綠燈→黃燈→紅燈..
- 4. 以 R 表示紅燈、Y 表示黃燈、G 表示綠燈。
- 5.1表示燈亮,0表示燈滅,最後輸出[1:0]R、[1:0]Y、[1:0]G。

## ● 系統硬體架構方塊圖(接線圖):







系統架構程式碼、測試資料程式碼與程式碼說明(.sv 檔及.do 檔都要截圖) 截圖請善用 win+shift+S

♦硬體程式碼

```
`timescale lns/10ps
    module RYG light(
2
 3
        input clk,
                               //時脈
       input reset,
                               //reset
 4
       output logic[1:0] R, //紅燈
output logic[1:0] Y, //黃燈
 5
 6
    );
7
        output logic[1:0] G
 8
9
10
       logic [3:0] ps,ns;
                            //現在狀態 下一個狀態
                              //燈的變化
11
       logic [5:0] tp;
12
        always_ff @(posedge clk) //fsm
13
14 \square begin
15
          if(reset)
            ps <= #1 0;
16
17
          else
             ps <= #1 ns;
18
19
        end
20
       21
        always_comb
22
    case (ps)
                      //每一種狀態對應到不同燈
23
    24
25
             begin
26
              ns = 1;
                tp = 6'b100001; //對應到R[0]Y[0]G[0]R[1]Y[1]G[1]
27
28
              end
29
             1:
30
31
    begin
              ns = 2;
tp = 6'bl00001;
32
33
34
             end
35
36
             2:
    begin
37
             ns = 3;
38
               tp = 6'b100001;
39
40
             end
41
42
             3:
43
            begin
44
               ns = 4;
45
                tp = 6'b100001;
46
              end
```

```
48
                   4:
  49
                   begin
                    ns = 5;
tp = 6'bl00001;
  50
  51
  52
                    end
  53
 54
55
                   5:
                   begin
ns = 6;
  56
                       tp = 6'b100001;
  57
 58
 59
  60
                   6:
                   begin

ns = 7;

tp = 6'bl00010;
      61
  62
  63
  64
                    end
  65
                   7:
  66
  67
                   begin
                    ns = 8;
tp = 6'bl00010;
  68
 69
70
71
                    end
  72
                   8:
  73
      begin
                    ns = 9;
tp = 6'b001100;
 74
75
76
                    end
  77
  78
  79
                   begin
                   ns = 10;
tp = 6'b001100;
 80
 81
 82
                   end
  83
  84
                   10:
                   begin
  ns = 11;
  tp = 6'b001100;
       Ė
 85
 86
 87
 88
 89
 90
                   11:
 91
      ₽
                   begin
                    ns = 12;
tp = 6'b001100;
 92
 93
 94
                   end
      -
 95
                   12:
 96
 97
                  begin
                   ns = 13;
 98
                      tp = 6'b001100;
 99
100
101
                   13:
102
                   begin
103
      ₿
                    ns = 14;
tp = 6'b001100;
104
105
106
                   end
107
108
                   14:
109
                   begin
      ns = 15;
tp = 6'b010100;
110
111
112
113
114
                   15:
115
      Ė
                   begin
                    ns = 0;
tp = 6'b010100;
116
117
       -
118
                   end
119
                endcase
120
           end
121
            assign R[0] = tp[5]; //將tp的值給output assign Y[0] = tp[4]; assign G[0] = tp[3];
122
123
124
           assign R[1] = tp[2];
assign Y[1] = tp[1];
assign G[1] = tp[0];
125
126
127
128
129 endmodule
```

#### ♦ testbench

```
`timescale 1ns/10ps
     module testbench;
        logic reset;
                                   //重置
        logic clk;
 6
        logic [1:0] R,Y,G;
                                   //輸出
        RYG_light RYG_light1(
           .reset(reset), //()內的變數為tb的變數,"."後面為RYG_light.sv的變數,將2者對應起來
           .clk(clk),
11
          .R(R),
12
           .G(G),
13
           .Y(Y)
        );
        always #10 clk = ~clk;
19
           reset = 1;clk = 0; //一開始先reset,將時脈歸0
           #15 reset = 0;
           #1000 $stop;
        end
     endmodule
```

#### ♦ wave.do

```
simulation > modelsim > ≡ wave.do
      onerror {resume}
      quietly WaveActivateNextPane {} 0
      #add wave -noupdate -divider {TOP LEVEL INPUTS}
      #add wave -noupdate -format Logic /testbench/clk
      #add wave -noupdate -format Logic /testbench/rst
 9
      add wave -noupdate -divider {adder}
 13
      add wave -noupdate -format logic
                                           /testbench/RYG light1/reset
      add wave -noupdate -format logic
                                          /testbench/RYG light1/clk
      add wave -noupdate -format logic
                                           /testbench/RYG_light1/R\[0\]
      add wave -noupdate -format logic
                                          /testbench/RYG_light1/Y\[0\]
 16
      add wave -noupdate -format logic
                                          /testbench/RYG_light1/G\[0\]
      add wave -noupdate -format logic
                                          /testbench/RYG_light1/R\[1\]
      add wave -noupdate -format logic
                                          /testbench/RYG light1/Y\[1\]
 20
      add wave -noupdate -format logic
                                          /testbench/RYG_light1/G\[1\]
```

#### ♦ Sim.do


```
simulation > modelsim > ≡ sim.do


1  vsim -voptargs=+acc work.testbench
2  view structure wave signals

3  4  do wave.do
5  6  log -r *
7  run -all
8
```

### ♦ Compile.do

## ● 模擬結果與結果說明:





和模擬圖長得一模一樣!!!

## ● 結論與心得:

寫了紅綠燈後更加了解 fsm 的強大之處,如果沒有用 fsm,code 一定會很複雜。Fsm 很單純的就是把狀態寫出來,然後照著狀態給值,就成功了!這個單元也是我最喜歡的單元,我覺得很好玩!!