

2022/10/24

實驗六

FETCH CYCLE

姓名:王嘉羽 學號:00957116

班級:資工3B

E-mail: vayne20011125@gmail.com


注意

- 1. 繳交時一律轉 PDF 檔
- 2. 繳交期限為 上完課後 當週五晚上 12 點前
- 3. 一人繳交一份
- 4. 檔名: 學號_HW?.pdf 檔名請按照作業檔名格 式進行填寫

■ 實驗說明:

- 1. 如圖所示,設計一個架構實現「提取週期」及「控制單元」
- 輸入: clk, reset
 輸出: IR[13:0]
- 4. Program_Rom 已提供,其餘部分請自行撰寫

● 系統硬體架構方塊圖(接線圖):



```
module Program Rom (Rom data out, Rom adr in);
 3
4
         output
                 [13:0] Rom_data_out;
5
 6
         input
                 [10:00] Rom adr in;
7
8
                 [13:0] data;
         reg
9
         wire
                 [13:0] Rom data out;
10
11
             always @ (Rom adr in)
12
                 begin
13
                      case (Rom adr in)
14
                          15'h0 : data = 14'h3044; //MOVLW
15
                          15'h1 : data = 14'h3E01; //ADDLW
16
                          15'h2 : data = 14'h3E02; //ADDLW
17
                          15'h3 : data = 14'h3E03; //ADDLW
18
                          15'h4 : data = 14'h3E04; //ADDLW
19
                          15'h5 : data = 14'h3E05; //ADDLW
20
                          15'h6 : data = 14'h3E06; //ADDLW
21
                          15'h7 : data = 14'h3E07; //ADDLW
22
                          default:data = 14'h0;
23
                      endcase
24
                 end
25
26
             assign Rom data out = data;
    endmodule
```

系統架構程式碼、測試資料程式碼與程式碼說明(.sv 檔及.do 檔都要截圖)截圖請善用 win+shift+S

◆ CPU.sv

```
`timescale 1ns/10ps
Emodule CPU(
         input clk,
         input reset,
        output logic [13:0] IR
 6
        logic [10:0] pc_next, pc_q,mar_q;
logic load_pc, load_mar, load_IR;
logic [13:0] Rom_out;
 8
        logic reset_IR;
logic [2:0] ps,ns;
10
12
         assign pc_next = pc_q + 1;
                                                     //找到下一個指令
13
14
15
         always_ff @(posedge clk)
                                                     //有load信號,再讀取
16 ⊟
        begin
            if(reset)
            pc_q <= #1 0;
else if(load_pc)
18
19
20
              pc_q <= #1 pc_next;
21
24
         //----mar-
         always_ff @(posedge clk)
26
         begin
            if(load_mar)
               mar_q <= #1 pc_q;
28
29
31
         //----ROM-----
32
         ROM rom1 (Rom_out, mar_q);
33
34
         always_ff @(posedge clk)
37
            if(reset_IR)
38
               IR <= #1 0;
            else if (load IR)
39
               IR <= #1 Rom out;
42
         //----controller-----
43
44
         parameter T0 = 0;
45
         parameter T1 = 1;
         parameter T2 = 2;
47
         parameter T3 = 3;
48
        always_ff @(posedge clk)
50
        begin

if(reset) ps <= #1 0;

else ps <= #1 ns;
51
52
54
55
56
57
58
        always_comb
        begin
load mar = 0;
59
60
        load_pc = 0;
reset_IR = 0;
61
62
        load_{IR} = 0;
        ns = 0;
case(ps)
63
64
                                       //初始化IR
           T0:
65
              reset_IR = 1;
ns = T1;
end
              begin
66
67
68
69
70
71
72
              begin
                 load_mar = 1;
                                       //load mar
73
74
                 ns = T2;
76
              T2:
                 begin
77
    Ė
78
                     load pc = 1;
                                                //load pc
79
                     ns = T3;
                  end
80
81
82
83
    begin
                                                 //load IR
84
                     load_IR = 1;
                      ns = T1;
85
                                                 //一直重複T1,T2,T3
86
                 end
87
          endcase
88
          end
     endmodule
```

◆ ROM.sv

```
1 'timescale 1ns/10ps
 2 ○⊟module ROM(
 3
       output [13:0] Rom data out,
 4
        input [10:0] Rom addr in
 5
 6
  //----
 7
 8
         logic [13:0] data;
 9
         always_comb
10 ⊟
            begin
11 ⊟
                 case (Rom addr in)
                 11'h0: data = 14'h3044;
12
                                              //MOVLW
13
                 11'h1:
                         data = 14'h3E01;
                                               //ADDLW
14
                 11'h2:
                         data = 14'h3E02;
                                               //ADDLW
                         data = 14'h3E03;
15
                 11'h3:
                                               //ADDLW
                         data = 14'h3E04;
16
                 11'h4:
                                               //ADDLW
                         data = 14'h3E05;
                 11'h5:
17
                                              //ADDLW
                 11'h6:
                         data = 14'h3E06;
18
                                              //ADDLW
                 11'h7:
                         data = 14'h3E07;
19
                                               //ADDLW
20
                 default:data = 14'hX;
21
                 endcase
22
            end
23
         assign Rom data out = data;
24
25
   endmodule
```

seven_segment.sv

```
Emodule seven segment (
                             //輸入
       input [3:0] A,
 3
       output logic [6:0] y //輸出
   L);
 4
    always comb
 5
 6 ⊟begin
       //當A改變時,y會對應到七段顯示器,右邊的註解表示他在7段顯示器上的效果
8 🗆
          4'h0 : y = 7'b10000000; //0
9
10
          4'h1 : y = 7'b1111001; //1
          4'h2 : y = 7'b0100100; //2
11
          4'h3 : y = 7'b0110000; //3
12
13
          4'h4 : y = 7'b0011001; //4
          4'h5 : y = 7'b0010010; //5
14
15
          4'h6 : y = 7'b0000010; //6
          4'h7 : y = 7'b1111000; //7
16
          4'h8 : y = 7'b00000000; //8
17
          4'h9 : y = 7'b0010000; //9
18
          4'hA : y = 7'b0001000; //A
19
          4'hB : y = 7'b0000011; //b
20
          4'hC : y = 7'b1000110; //C
21
          4'hD : y = 7'b0100001; //d
22
          4'hE : y = 7'b0000110; //E
23
          4'hF : y = 7'b0001110; //F
24
25
       endcase
    end
26
27
    endmodule
```

♦ testbench.sv

```
`timescale 1ns/10ps
     module testbench;
                                   //重置
        logic reset;
        logic clk;
 6
         logic [14:0] IR;
                                       //輸出
 8
         CPU CPU1(
 9
            .reset(reset), //()內的變數為tb的變數,"."後面為CPU.sv的變數,將2者對應起來
            .clk(clk),
 11
            .IR(IR)
 12
         always #10 clk = ~clk;
         initial begin
            reset = 1;clk = 0; //一開始先reset,將時脈歸0
            #15 reset = 0;
            #1000 $stop;
         end
     endmodule
```

◆ mcu.sv(課堂 demo)

```
// This code is generated by Terasic System Builder
    ⊟module mcu(
 8
          //////// CLOCK ////////
          input CLK,
10
         //////// 7-segment decoder ///////
output [6:0] HEX0,
output [6:0] HEX1,
output [6:0] HEX2,
output [6:0] HEX3,
12
13
14
15
16
          //////// LED /////////
18
         output [9:0] LED,
19
20
         ///////// SWITCH ////////
input [9:0] SW,
21
22
23
          //////// BUTTON ///////
24
25
26
          input [2:0] BTN
      //**********
       // add module here
    BCPU CPU1(
     reset(~BTN[0]),
 32
 33
         .clk(BTN[2]),
.IR({H3,H2,H1,H0}) //將結果存入變數
 34
35
 37 L'
38 Eseven_segment s0(
     .A(H0),
.Y(HEX0) //輸出
 39
 40
41
     );
 42 L''
43 Eseven_segment s1(
     .A(H1),
.y(HEX1) //輸出
 45
45
46 | );
47 | 48 | Bseven_segment s2(
49 | A(H2),
50 | .y(HEX2) //輸出
                           //輸入
50 51 );
 52 L''
53 Eseven_segment s3(
    .A(H3),
.y(HEX3)
                            //輸入
         .A(H3),
.y(HEX3) //輸出
 55
56
      -);
-//**************************//
 58
    endmodule
```

wave.do

```
simulation > modelsim > ≡ wave.do
      onerror {resume}
      quietly WaveActivateNextPane {} 0
      #add wave -noupdate -divider {TOP LEVEL INPUTS}
      #add wave -noupdate -format Logic /testbench/clk
      #add wave -noupdate -format Logic /testbench/rst
 10
      add wave -noupdate -divider {adder}
 11
 12
 13
      add wave -noupdate -format logic
                                         /testbench/CPU1/reset
      add wave -noupdate -format logic
 14
                                          /testbench/CPU1/clk
      add wave -noupdate -format Literal -radix Unsigned
 15
                                                             /testbench/CPU1/ps
 16
      add wave -noupdate -format Literal -radix Unsigned
                                                             /testbench/CPU1/pc_next
 17
      add wave -noupdate -format logic
                                         /testbench/CPU1/load_pc
 18
      add wave -noupdate -format Literal -radix Unsigned
                                                              /testbench/CPU1/pc_q
                                        /testbench/CPU1/load_mar
 19
      add wave -noupdate -format logic
      add wave -noupdate -format Literal -radix Unsigned
 20
                                                            /testbench/CPU1/mar_q
      add wave -noupdate -format logic /testbench/CPU1/load_IR
 21
      add wave -noupdate -format Literal -radix Hexadecimal /testbench/CPU1/IR
```

compile.do

```
simulation > modelsim > \( \equiv \text{compile.do} \)

1  #vlib work

2

3

4

5  # -----

6  vlog ../tb/testbench.sv

7  vlog ../../design/CPU.sv

vlog ../../design/ROM.sv

9
```

sim.do

```
simulation > modelsim > ≡ sim.do

1  vsim -voptargs=+acc work.testbench


2  view structure wave signals

3  4  do wave.do

5  6  log -r *

7  run -all
```

● 模擬結果與結果說明:



跟 ppt 圖幾乎一樣~

● 結論與心得:

今天教的東西,感覺很複雜,但寫起來又還好;寫起來很好寫,但又感覺似懂非懂的 qq。 一定是因為助教有先示範寫,才會感覺好寫,而且有給波形圖,就更好寫了。下禮拜就要段考了,希 望考試可以順順利利,有時候作業都寫好久,不確定考試能不能很快寫完…也希望老師能早日康復。