

2022/10/19

實驗五

FSM 練習

姓名:王嘉羽 學號:00957116

班級:資工3B

E-mail: vayne20011125@gmail.com

注意


- 1. 繳交時一律轉 PDF 檔
- 2. 繳交期限為 上完課後 當週五晚上 12 點前
- 3. 一人繳交一份
- 4. 檔名: 學號_HW?.pdf 檔名請按照作業檔名格 式進行填寫

— · Counter + register

● 實驗說明:

- 1. counter 數到 20 做累加運算, counter 加到 10 的時候將值傳到 port_A, 加到 20 的時候傳到 port_B
- 2. 輸入: clk, reset
- 3. 輸出:port_A[7:0]、port_B[7:0]

● 系統硬體架構方塊圖(接線圖):



系統架構程式碼、測試資料程式碼與程式碼說明(.sv 檔及.do 檔都要截圖) 截圖請善用 win+shift+S

♦ hw_1017_1.sv

```
`timescale lns/10ps
 2 ⊟module hw_1017_1(
 3
        input clk,
                                        // 時脈
 4
        input reset,
                                        //reset
        output logic [7:0] port A,
 5
                                        //output
 6
       output logic [7:0] port_B
 7
 8
9
       logic load_w;
                                  //load_w控制線
       logic load_A;
logic load_B;
                                  //load_A控制線
//load_B控制線
10
11
                                  //現在狀態 下一個狀態
12
       logic [4:0] ps,ns;
                                  //計數器 中間的值
13
       logic [7:0] B;
       logic [7:0] S;
logic [7:0] W;
14
                                  //S = W+B
15
16
       logic cnt;
17
        always_ff @(posedge clk) //fsm
18
19 ⊟
      begin
         if (reset)
20
21
             ps <= #1 0;
22
           else
23
             ps <= #1 ns;
24
26
       end
        always_ff @(posedge clk)
                                      //W載入器
27 ⊟
       begin
28
           if (reset)
29
             W <= #1 0;
30
           else if (load_w)
31
             W <= #1 S;
32
33
        always ff @(posedge clk)
34
                                      //A載入器
35 ⊟
36
           if (reset)
37
             port_A <= #1 0;
38
           else if (load_A)
             port_A <= #1 W;
39
40
41
        always ff @(posedge clk)
42
                                      //B載入器
43 F
       begin
44
          if (reset)
           port_B <= else if(load_B)
45
                      <= #1 0;
46
47
             port_B <= #1 W;
48
50
        always ff @(posedge clk)
                                       //counter
51 ⊟
        begin
          if (reset)
52
53
             B <= #1 0;
           else if(cnt)
             B <= #1 B + 1;
55
56
57
        assign S = W + B;
58
59
60
        always comb
61 ⊟
       begin
        ns = 0;
62
        load_w = 1;
63
        load A = 0;
64
65
       load B = 0;
        cnt = 1;
66
67 ⊟
       case (ps)
69 亩
              begin
70
                ns = 1;
71
              end
72
73
74 ⊟
              begin
75
                 ns = 2;
76
              end
```

```
78
79 ⊟
               begin
80
                 ns = 3;
81
               end
82
83
               3:
84
               begin
    ns = 4;
85
86
               end
87
88
               4:
89
               begin
    ns = 5;
90
91
               end
92
93
               5:
94
               begin
    95
                 ns = 6;
96
               end
97
98
               6:
99
               begin
    100
                 ns = 7;
101
               end
103
              7:
104
              begin
    105
                ns = 8;
106
              end
107
108
              8:
109 🚊
              begin
                ns = 9;
110
111
              end
112
113
              9:
114 😑
              begin
1150
               ns = 10;
              end
116
117
118
              10:
119 🖨
              begin
120
               ns = 11;
121
              end
122
123
124
                                   //在ns = 10時,w會得到(1+~+10)的結果
              begin
    125
                load A = 1;
                                   //所以load A要在n=11時load,才能拿到w的值
126
                 ns = 12;
127
              end
129
              12:
130 🖨
              begin
131
              ns = 13;
132
133
134
              13:
135
              begin
136
               ns = 14;
137
              end
138
139
              14:
140 亩
              begin
141
                 ns = 15;
142
              end
143
144
              15:
145 ⊟
              begin
146
               ns = 16;
147
              end
148
149
              16:
150 ⊟
              begin
151
                 ns = 17;
152
              end
```

```
159
               18:
160 亩
              begin
                 ns = 19;
161
162
              end
163
164
              19:
165 ⊟
              begin
                 ns = 20;
166
167
              end
168
              20:
169
170 ⊟
              begin
171
                 ns = 21;
172
              end
173
174
              21:
175 ⊟
              begin
                 load B = 1;
                                   //在ns = 20時,w會得到(1+~+20)的結果
176
177
                 cnt = 0;
                                   //所以load_B要在n=21時load·才能拿到w的值
                 ns = 22;
178
179
              end
180
              22:
                                   //停止狀態
181
182 ⊟
              begin
                 load w = 0;
183
184
                 cnt = 0;
                 ns = 22;
185
186
               end
187
             endcase
188
          end
189
190
191
      endmodule
192
```

◆ testbench.sv

```
simulation > tb > ≡ testbench.sv
      `timescale 1ns/10ps
      module testbench;
          logic reset;
                                          //重置
                                          //時脈
          logic clk;
          logic [7:0] port_A;
                                          //輸出
          logic [7:0] port_B;
          hw_1017_1 hw_1017_11(
              .reset(reset), //()內的變數為tb的變數, "."後面為hw_1017_1.sv的變數,將2者對應起來
 10
              .clk(clk),
 11
 12
              .port_A(port_A),
 13
              .port_B(port_B)
          );
 15
          always #10 clk = ~clk;
 17
          initial begin
 19
              reset = 1;clk = 0; //一開始先reset,將時脈歸0
              #15 reset = 0;
 21
              #1000 $stop;
          end
 22
 23
      endmodule
```

◆ sim.do

```
simulation > modelsim > ≡ sim.do

1  vsim -voptargs=+acc work.testbench

2  view structure wave signals

3  4  do wave.do

5  6  log -r *

7  run -all


8  9
```

◆ compile.do

wave.do

```
simulation > modelsim > ≡ wave.do
      onerror {resume}
      quietly WaveActivateNextPane {} 0
      #add wave -noupdate -divider {TOP LEVEL INPUTS}
      #add wave -noupdate -format Logic /testbench/clk
      #add wave -noupdate -format Logic /testbench/rst
      add wave -noupdate -divider {adder}
 11
 12
 13
      add wave -noupdate -format logic /testbench/hw_1017_11/reset
      add wave -noupdate -format logic
                                         /testbench/hw 1017 11/clk
 14
      add wave -noupdate -format Literal -radix Unsigned
                                                             /testbench/hw_1017_11/ps
      add wave -noupdate -format Literal -radix Unsigned
                                                              /testbench/hw_1017_11/S
 16
 17
      add wave -noupdate -format Literal -radix Unsigned
                                                              /testbench/hw_1017_11/W
      add wave -noupdate -format logic
                                         /testbench/hw 1017 11/load A
      add wave -noupdate -format Literal -radix Unsigned
                                                              /testbench/hw_1017_11/load_B
      add wave -noupdate -format Literal -radix Unsigned
                                                              /testbench/hw_1017_11/port_A
 21
      add wave -noupdate -format Literal -radix Unsigned
                                                              /testbench/hw_1017_11/port_B
```

● 模擬結果與結果說明:



要在 conuter 加到 10 的時候把值 load 到 port_A,但 load 到 port_A之前,要先 load 到 W,所以是 ps = 10 -> s 加到 10 -> w 得到值;ps = 11 時在讓 port_A 去對 W 做 load,所以會在 n=12 時取得 w 的值。同理 port_B;


☐ · Counter+ALU+register

● 實驗說明:

- 設計一電路,此電路由 counter、ALU、register 組成, Counter 由 0 數到 10
 S=0+1|2*3-4/5+6+7^8+9&10,依序計算,並將計算結果 S 依序存入 W 暫存器
- 2. 輸入: clk, reset
- 3. 輸出:W[3:0]

op[2:0]	ALU 運算	註解
3'b000	S = A + B	相加
3'b001	S = A - B	相減
3'b010	S = A * B	相乘
3'b011	S = A / B	除法
3'b100	S = A & B	AND
3'b101	$S = A \mid B$	OR
3'b110	$S = A \wedge B$	XOR

● 系統硬體架構方塊圖(接線圖):



● 系統架構程式碼、測試資料程式碼與程式碼說明(.sv 檔及.do 檔都要截圖) 截圖請善用 win+shift+S

♦ hw 1017 2.sv

```
`timescale lns/10ps
    ⊟module hw 1017 2(
 3
        input clk,
                                       //時脈
 4
                                       //reset
        input reset,
        output logic [3:0] W
 5
                                 //output
 6
    );
        logic load w;
 8
                                 //load w控制線
                                 //現在狀態 下一個狀態
 9
        logic [3:0] ps,ns;
                                 //A = W
10
        logic [3:0] A;
                                 //計數器,中間的值
11
        logic [3:0] B;
        logic [3:0] S;
logic [2:0] op;
12
                                 //控制ALU的模式
13
        logic cnt;
14
15
16
        always_ff @(posedge clk)
                                     //fsm
17
        begin
           if (reset)
18
             ps <= #1 0;
19
           else
20
21
             ps <= #1 ns;
24
        always_ff @(posedge clk)
                                         //W載入器
25
   ⊟
        begin
26
           if (reset)
27
              W <= #1 0;
           else if(load_w)
28
29
              W <= #1 S;
30
31
        always_ff @(posedge clk)
32
                                        //counter
33
   begin
34
           if (reset)
              B <= #1 0;
35
36
           else if(cnt)
37
              B <= #1 B + 1;
38
39
40
        assign A = W;
                                       //將W拉到ALU當運算元,取叫A
42
        always_comb
                                         //ALU
43
    begin
44
    П
           case (op)
45
46
                  S = A + B;
47
48
                  S = A - B;
49
               2:
                  S = A * B;
50
51
               3:
52
                  S = A / B;
53
               4:
54
                  S = A \& B;
55
               5:
                  S = A \mid B;
56
57
               6:
                  S = A ^ B;
58
59
           endcase
        end
60
```

```
//狀態切換
 62
         always comb
 63 ⊟
        begin
                                     //預設+
 64
        op = 0;
 65
        ns = 0;
                                     // 次態
 66
         load w = 1;
                                     //always load
        cnt = 1;
                                     //預設要加計數器
 67
 68 ⊟
         case (ps)
 69
              0:
 70 🖹
              begin
               op = 0;
 71
 72
                 ns = 1;
 73
              end
 74
75
              1:
 76
              begin
    77
               op = 0;
 78
                 ns = 2;
 79
              end
 80
 81
              2:
 82 E
              begin
               op = 5;
 83
 84
                 ns = 3;
 85
              end
                3:
 87
 88 ⊟
               begin
               op = 2;
 89
 90
                  ns = 4;
 91
                end
 92
 93
                4:
 94
                begin
     op = 1;
 95
 96
                  ns = 5;
 97
                end
 98
 99
                5:
100
                begin
                op = 3;
101
                 ns = 6;
102
103
                end
104
105
               begin
106 ⊟
                op = 0;
107
108
                  ns = 7;
109
                end
111
              7:
112 🛱
              begin
                op = 0;
113
114
                ns = 8;
115
              end
116
117
              8:
              begin
118
              op = 6;
ns = 9;
119
120
121
              end
122
123
              9:
124 😑
              begin
              op = 0;
ns = 10;
125
126
127
              end
128
              10:
129
130 ⊟
              begin
              op = 4;
ns = 11;
131
132
              end
133
135
              11:
                           //stop state
136 ⊟
             begin
              cnt = 0;
137
                ns = 11;
138
               load_w = 0;
139
140
                op = 7;
141
             end
142
          endcase
143
       end
144 endmodule
```

♦ testbench.sv

```
simulation > tb > ≡ testbench.sv
      `timescale 1ns/10ps
      module testbench;
         logic reset;
                                        //重置
         logic clk;
         logic [7:0] W;
 6
         hw_1017_2 hw_1017_21(
             .reset(reset), //()內的變數為tb的變數,"."後面為hw_1017_2.sv的變數,將2者對應起來
 9
             .clk(clk),
              .W(W)
         always #10 clk = ~clk;
         initial begin
             reset = 1;clk = 0; //一開始先reset, 將時脈歸0
             #15 reset = 0;
             #1000 $stop;
         end
      endmodule
```

sim.do

```
simulation > modelsim > ≡ sim.do

1 vsim -voptargs=+acc work.testbench

2 view structure wave signals

3

4 do wave.do

5

6 log -r *


7 run -all
```

Wave.do

```
simulation > modelsim > ≡ wave.do
      onerror {resume}
      quietly WaveActivateNextPane {} 0
      #add wave -noupdate -divider {TOP LEVEL INPUTS}
      #add wave -noupdate -format Logic /testbench/clk
      #add wave -noupdate -format Logic /testbench/rst
      add wave -noupdate -divider {adder}
 12
      add wave -noupdate -format logic
                                          /testbench/hw 1017 21/reset
      add wave -noupdate -format logic
                                          /testbench/hw_1017_21/clk
      add wave -noupdate -format Literal -radix Unsigned
                                                              /testbench/hw_1017_21/ps
      add wave -noupdate -format Literal -radix Unsigned
                                                              /testbench/hw_1017_21/op
      add wave -noupdate -format Literal -radix Unsigned
                                                              /testbench/hw_1017_21/A
      add wave -noupdate -format Literal -radix Unsigned
                                                              /testbench/hw_1017_21/B
      add wave -noupdate -format Literal -radix Unsigned
                                                              /testbench/hw_1017_21/S
      add wave -noupdate -format Literal -radix Unsigned
                                                              /testbench/hw_1017_21/W
```

◆ compile.do

● 模擬結果與結果說明:



將 A 和 B 根據 op 做運算,存入 S。W 會載入上一個 S 的值。

A 是當前 W 的值。

● 結論與心得:

因為上禮拜停課,所以有些東西都忘光光了,不過好在老師有先複習一點,才慢慢地回憶起來。經過了這一堂課,我對 FSM 又更了解了,我發現現在最大的問題不是寫程式,而是幫程式命名......之前幾堂課像是 ALU,REG 呀,就是一個東西,現在都是做 combine,如果取叫 alu_reg 就會越來越長,所幸我現在決定以後名字都是 hw_上課日期(mmdd)_編號(num)這樣子....