

# 2022/11/21

# 實驗九

# 暫存器定址

姓名:王嘉羽 學號:00957116

班級:資工3B

E-mail: vayne20011125@gmail.com

# 注意


- 1. 繳交時一律轉 PDF 檔
- 2. 繳交期限為 上完課後 當週五晚上 12 點前
- 3. 一人繳交一份
- 4. 檔名: 學號\_HW?.pdf 檔名請按照作業檔名格 式進行填寫

### ● 實驗說明:

- 1. 如圖所示,設計一個架構實現暫存器定址的指令
- 2. 輸入: clk, reset
- 3. 輸出:w q[7:0]

下方有附 Rom 的截圖,請務必按照規定的 input 及 output 來做

# ● 系統硬體架構方塊圖(接線圖):



## 架構圖

```
module Program_Rom(
     output logic [13:0] Rom data out,
     input [10:0] Rom_addr_in
     logic [13:0] data;
     always_comb
               case (Rom_addr_in)
                    10'h0 : data = 14'h01A5;
10'h1 : data = 14'h0103;
                                                       //CLRF
                                                                            ram[25] = 0
                     10'h2 : data = 14'h3007;
                                                       //MOVLW 7
                    10'h3 : data = 14'h07A5;
10'h4 : data = 14'h3005;
                                                       //ADDWF 0x25,1 ram[25] = 7
                                                        //MOVLW 5
                                                                            W = 5
                                                       // INCF 0x25,1 ram[25] = 8
                    10'h5 : data = 14'h0AA5;
                    10'h6 : data = 14'h04A5;
                                                        //IORWF 0x25,1
                                                       //MOVWF 0x24
//SUBWF 0x25,0
                    10'h7 : data = 14'h00A4;
10'h8 : data = 14'h0225;
10'h9 : data = 14'h0825;
                                                                            ram[24] = 5
                                                        // MOVF 0x25,0 W = D
                                                        //XORWF 0x24,1
                                                       //MPLAB清除暫存器的指令,不用管
//MPLAB清除暫存器的指令,不用管
                    10'hb : data = 14'h3400;
10'hc : data = 14'h3400;
                    default: data = 14'h0;
               endcase
      assign Rom_data_out = data;
endmodule
```

Program\_Rom

● 系統架構程式碼、測試資料程式碼與程式碼說明(.sv 檔及.do 檔都要截圖) 截圖請善用 win+shift+S

#### ♦ hw\_1121.sv

```
design > 

hw_1121.sv
      `timescale 1ns/10ps
       module hw_1121(
           input reset,
           logic [10:0] pc_next, pc_q,mar_q;
           logic load_pc, load_mar, load_ir_q,load_w;
logic [13:0] Rom_out,ir_q;
          logic reset_ir_q,ram_en;
logic [2:0] ps,ns;
          logic [3:0] op;
logic [7:0] alu_q,mux_out,ram_out,databus;
           logic sel_alu,sel_pc,sel_bus;
           logic MOVLW;
           logic ADDLW;
           logic SUBLW;
           logic ANDLW;
           logic IORLW;
           logic XORLW;
           always_ff @(posedge clk)
               if(reset)
                   pc_q <= #1 0;
               else if(load_pc)
                  pc_q <= #1 pc_next;
           always_ff @(posedge clk)
              if(load_mar)
                   mar_q <= #1 pc_q;
           Program_Rom rom(Rom_out,mar_q);
           always_ff @(posedge clk)
```

```
if(reset_ir_q)
        ir_q <= #1 0;
    else if(load_ir_q)
        ir_q <= #1 Rom_out;
always_ff @(posedge clk)
   if(reset)
    w_q <= #1 0;
else if(load_w)
      w_q <= #1 alu_q;
single_port_ram_128x8 ram(databus,ir_q[6:0],ram_en,clk,ram_out);
  if(sel_alu == 0) mux_out = ir_q[7:0];
   else mux_out = ram_out[7:0];
   if(sel_bus == 0) databus = alu_q;
   else databus = w_q;
assign MOVLW = (ir_q[13:8] == 6'b110000);
assign ADDLW = (ir_q[13:8] == 6'b11110);
assign SUBLW = (ir_q[13:8] == 6'b111100);
assign ANDLW = (ir_q[13:8] == 6'b111001);
assign IORLW = (ir_q[13:8] == 6'b111000);
assign XORLW = (ir_q[13:8] == 6'b111010);
assign d = ir_q[7];
assign ADDWF = (ir_q[13:8] == 6'b000111);
```

```
assign ANDWF = (ir_q[13:8] == 6'b000101);
 assign CLRF = (ir_q[13:8] == 6'b0000001);
 assign CLRW = (ir_q[13:8] == 6'b0000001);
assign COMF = (ir_q[13:8] == 6'b001001);
assign DECF = (ir_q[13:8] == 6'b000011);
 assign GOTO = (ir_q[13:11] == 3'b101);
assign INCF = (ir_q[13:8] == 6'b001010);
assign IORWF = (ir_q[13:8] == 6'b000100);
 assign MOVF = (ir_q[13:8] == 6'b001000);
assign MOVWF = (ir_q[13:8] == 6'b000000);
assign SUBWF = (ir_q[13:8] == 6'b000010);
 assign XORWF = (ir_q[13:8] == 6'b000110);
 begin
     if(reset)
               op = 0;
                if(MOVLW) op = 5;
                else if(ADDLW) op = 0;
                else if(SUBLW) op = 1;
                else if(ANDLW) op = 2;
                else if(IORLW) op = 3;
                else if(XORLW) op = 4;
                else if(ADDWF) op = 0;
                else if(ANDWF) op = 2;
               else if(CLRF) op = 8;
else if(CLRW) op = 8;
else if(COMF) op = 9;
else if(DECF) op = 7;
                else if(INCF) op = 6;
                else if(IORWF) op = 3;
                else if(MOVF) op = 5;
                else if(SUBWF) op = 1;
                else if(XORWF) op = 4;
                else op = 10;
        alu_q <= #1 0;
                  0: alu_q = mux_out + w_q;
                  1: alu_q = mux_out - w_q;
2: alu_q = mux_out & w_q;
                  3: alu_q = mux_out | w_q;
4: alu_q = mux_out ^ w_q;
                  5: alu_q = mux_out;
6: alu_q = mux_out + 1;
                  7: alu_q = mux_out - 1;
8: alu_q = 0;
                  9: alu_q = ~mux_out ;
                  default: alu_q = mux_out + w_q;
             endcase
parameter T0 = 0;
always_ff @(posedge clk)
load mar = 0;
load_pc = 0;
reset_ir_q = 0;
load_ir_q = 0;
```

```
sel_pc = 0;
sel_alu = 0;
           sel_bus = 0;
           ram_en = 0;
               case(ps)
                    begin
                       reset_ir_q = 1;
                    begin
                        load_mar = 1;
                    begin
                        load_pc = 1;
200
201
                    begin
                        load_ir_q = 1;
                        ns = T4;
209
210
                    begin
                         if(GOTO)
                                 sel_pc = 1;
load_pc = 1;
                         else if(ADDWF || ANDWF || INCF || IORWF || MOVF || SUBWF || XORWF)
                                 sel_alu = 1;
                                 if(d==0) load_w = 1;
219
220
                                 else ram_en = 1;
                        else if(CLRF) ram_en = 1;
else if(CLRW) load w = 1:
                         else if(COMF || DECF)
                                 sel_alu = 1;
                                 ram_en = 1;
                         else if(MOVWF)
                               sel_bus = 1;
ram_en = 1;
                            load_w = 1;
                    begin
                    begin
```

Program\_Rom.sv

```
Emodule Program_Rom(
    output logic [13:0]Rom_data_out,
                   input [10:0]Rom_addr_in
    5
6
7
                    logic [13:0] data;
always_comb
   8
        П
                            begin
                                     case (Rom_addr_in)
                                                             ddr in)
data = 14'h01A5;
data = 14'h0103;
data = 14'h07A5;
data = 14'h07A5;
data = 14'h07A5;
data = 14'h0AA5;
data = 14'h04A5;
                                            11'h0:
11'h1:
  10
  11
  12
  13
                                            11'h3:
  14
  15
                                            11'h5:
  16
                                            11'h6:
  17
18
                                            11'h7:
11'h8:
                                                              data = 14'h00A4;
data = 14'h0225;
                                           11'h8: data = 14'h0825;

11'h9: data = 14'h0825;

11'ha: data = 14'h06A4;

11'hb: data = 14'h3400;

11'hc: data = 14'h3400;

default: data = 14'h0;
  19
20
  22
23
  24
25
                                     endcase
                            end
                      assign Rom_data_out = data;
           endmodule
27
```

#### single\_port\_ram\_128x8.sv

```
Emodule single_port_ram_128x8(
    input [7:0]data,
    input [6:0]addr,
    input ram_en,
            input clk,
            output logic [7:0] q
           // Declare the RAM variable
//reg [DATA_WIDTH-1:0] ram[2**ADDR_WIDTH-1:0];
logic [7:0] ram[127:0];
10
            always_ff @(posedge clk)
13 E
14 |
15 |
           begin
// Write
if (ram_en)
16
17
                    ram[addr] <= data;
18
            // Continuous assignment implies read returns NEW data.
            // This is the natural behavior of the TriMatrix memory // blocks in Single Port mode.
20
21
22
    assign q = ram[addr];
endmodule
23
```

#### ♦ testbench.sv

### compile.do

#### sim.do


```
simulation > modelsim > \( \) \( \) sim.do

1     vsim -voptargs=+acc work.testbench
2     view structure wave signals
3
4     do wave.do
5
6     log -r *
7     run -all
```

#### wave.do

```
simulation > modelsim > ≡ wave.do
      onerror {resume}
      quietly WaveActivateNextPane {} 0
      #add wave -noupdate -divider {TOP LEVEL INPUTS}
      #add wave -noupdate -format Logic /testbench/clk
      #add wave -noupdate -format Logic /testbench/rst
10
      add wave -noupdate -divider {adder}
      add wave -noupdate -format logic
                                          /testbench/hw_1121_1/reset
      add wave -noupdate -format logic
                                        /testbench/hw_1121_1/clk
      add wave -noupdate -format Literal -radix Hexadecimal /testbench/hw_1121_1/w_q
      add wave -noupdate -format Literal -radix Hexadecimal
                                                              /testbench/hw_1121_1/ram/ram\[37\]
      add wave -noupdate -format Literal -radix Hexadecimal /testbench/hw_1121_1/ram/ram\[36\]
```

# ● 模擬結果與結果說明:



與結果相符~

## ● 結論與心得:

今天是看錄影帶,我想說可以晚上寫功課前再看(我都習慣禮拜一晚上寫硬體作業),然後一點開影片才發現老師說,先交的分數高,嗚嗚嗚,以後應該要乖乖上課時間看的嗚嗚。這次我截圖做了革新,我之前是截 quartus,然後一次只能截圖 40 行左右,我現在改用 vscode 打開,一次可以截圖 80 行,大大的減少我的截圖時間!!然後今天遇到一個小 bug,我以為我寫錯,之後才發現測試資料是 08xx 我看成 08xx 好難過,我找好久嗚嗚。