

# 2022/12/12

# 實驗十二

# 跳躍指令

姓名:王嘉羽 學號:00957116

班級:資工3B

E-mail: vayne20011125@gmail.com

# 注意

- 1. 繳交時一律轉 PDF 檔
- 2. 繳交期限為上完課後本周日晚上 11:59 前
- 3. 一人繳交一份
- 4. 檔名:學號\_HW?.pdf 檔名請按照作業檔名格 式進行填寫

2022/12/12

## ● 實驗說明:

設計組合語言,用來顯示時鐘的「秒」,運行於 PIC MCU上。由 00 數到 59 再歸 00,並且不斷重複,將結果輸出於 port\_B上並以 16 進位顯示(10 進位不算分)


#### 請用 BRA 或 BRW 指令代替 GOTO 指令


加分:在課堂實作或補強時將此架構燒錄到 DE0 上的結果給助教檢查,即可加分。兩個七段顯示器分別顯示時鐘的秒之高低位數。接法如圖二

#### 模擬用的組合語言不用加 delay 方便波形觀測

請交 MPLAB 中組合語言截圖、程式碼截圖與波形圖

# 系統硬體架構方塊圖(接線圖):





圖二、七段顯示器接法

- 系統架構程式碼、測試資料程式碼與程式碼說明 截圖請善用 win+shift+S
- ♦ hw\_1212.sv

```
F hw_1212sv

'timescale 1ns/10ps

module hw_1212(

input clk,
                                                                                                                                                                                                                                                                                                          begin
if(reset)
                                                                                                                                                                                                                                                                                                                      w_q <= #1 0;
else if(load_w)
w_q <= #1 alu_q;
                              input reset.
                                                                                                                                                                                                                                                                                                         Stack stack(stack_q,pc_q[10:0],push,pop,reset,clk);
                             //logic [7:e] w_q;
logic [7:e] w_q;
logic [10:0] pc_next, pc_q, mar_q, stack_q;
logic [10:0] pc_next, pc_q, mar_q, stack_q;
logic [10:0] pc_next, pc_q, mar_q, load_w, load_port_b; //loadstagic [13:0] Rom_out,ir_q;
logic [13:0] Rom_out,ir_q;
logic reset_ir_q;
18 11 12 13 14 15 16 17 18 19 20 21 22 22 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 46 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65
                             logic reset_ir_q;
logic rag_en;
logic [2:0] ps,ns;
logic [3:0] op;
logic [7:0] alu_q, mux_out, ram_out, databus, RAM_mux, bcf_mux, bsf_mus
logic [7:0] alu_q, mux_out, ram_out, databus, RAM_mux, bcf_mux, bsf_mus
logic [1:0] sel_RAM_mux;
logic sel_alu_sel_bus; //臺澤總
logic [2:0] sel_bit,sel_pc;
logic [10:0] k;
logic nush pon:
                                                                                                                                                                                                                                                                                                        begin
if(sel_alu == 0) mux_out = ir_q[7:0];
else mux_out = RAM_mux[7:0];
                                                                                                                                                                                                                                                                                                       begin
if(sel_bus == 0) databus = alu_q;
else databus = w_q;
end
                              logic push,pop;
logic [11:0] w_change,k_change;
                                                                                                                                                                                                                                                                                                        //-----port_b------
always_ff @(posedge clk)
    if(reset) port_b_out <= 0;
    else if(load_port_b) port_b_out <= databus;
                                           in

Case(sel_pc)

0: pc_next = pc_q + 1;

1: pc_next = ir_q[10:0];

2: pc_next = stack_q[10:0];

3: pc_next = pc_q + k_change;

4: pc_next = pc_q + w_change;

default: pc_next = 0;

endcase
                                                                                                                                                                                                                                                                                                                      0: RAM_mux = ram_out;
1: RAM_mux = bcf_mux;
2: RAM_mux = bsf_mux;
                                         pc_q <= #1 0;
else if(load_pc)
    pc_q <= #1 pc_next;</pre>
                                                                                                                                                                                                                                                                                                        always_comb
begin
                                                                                                                                                                                                                                                                                                                               se(se_bit)
3'b00: bcf_mux = ram_out & 8'bllll_lil0;
3'b00: bcf_mux = ram_out & 8'bllll_lil0;
3'b010: bcf_mux = ram_out & 8'bllll_lil0;
3'b010: bcf_mux = ram_out & 8'bllll_lil1;
3'b100: bcf_mux = ram_out & 8'bl010_lil1;
3'b100: bcf_mux = ram_out & 8'b0101_lil1;
3'b110: bcf_mux = ram_out & 8'b0101_lil1;
                                          if(load_mar)
mar_q <= #1 pc_q;
                                //----ROM------
Program_Rom rom(Rom_out,mar_q);
                                                                                                                                                                                                                                                                                                       //----BSF_mux------always_comb
                                         if(reset_ir_q)
ir_q <= #1 0;
else if(load_ir_q)
ir_q <= #1 Rom_out;
                                                                                                                                                                                                                                                                                                                      Case(sel_bit)

3'b000: bsf_mux = ram_out | 8'b0000_0001;
3'b001: bsf_mux = ram_out | 8'b0000_0010;
3'b010: bsf_mux = ram_out | 8'b0000_1000;
3'b011: bsf_mux = ram_out | 8'b0000_1000;
3'b100: bsf_mux = ram_out | 8'b0001_0000;
                               //----load_w----always_ff @(posedge clk)
```

```
3'b101: bsf_mux = ram_out | 8'b0010_0000;
3'b110: bsf_mux = ram_out | 8'b0100_0000;
3'b111: bsf_mux = ram_out | 8'b1000_0000;
                                                                                                                                                                                                                                                                             alu_q <= #1 0;
                                                                                                                                                                                                                                                                  else
                                                                                                                                                                                                                                                                                       case(op)
                                                                                                                                                                                                                                                                                                e(op)

9: alu_q = mux_out + w_q;

1: alu_q = mux_out - w_q;

2: alu_q = mux_out & w_q;

3: alu_q = mux_out | w_q;

4: alu_q = mux_out / w_q;

5: alu_q = mux_out;
//接收指令

assign MOVLW = (ir_q[13:8] == 6'b110000);

assign ADDLW = (ir_q[13:8] == 6'b111110);

assign SUBLW = (ir_q[13:8] == 6'b11100);

assign ANDLW = (ir_q[13:8] == 6'b111000);

assign IORLW = (ir_q[13:8] == 6'b111000);

assign XORLW = (ir_q[13:8] == 6'b111010);
                                                                                                                                                                                                                                                                                                 6: alu_q = mux_out + 1;
7: alu_q = mux_out - 1;
                                                                                                                                                                                                                                                                                                assign ADOWF = (ir_q[13:8] == 6'b000111);
assign ANOWF = (ir_q[13:8] == 6'b000101);
assign CLRF = (ir_q[13:7] == 7'b0000011);
assign CLRW = (ir_q[13:2] == 12'b0000010000000);
assign COMF = (ir_q[13:8] == 6'b000011);
assign DECF = (ir_q[13:8] == 6'b000011);
assign OECF = (ir_q[13:8] == 3'b00101);
                                                                                                                                                                                                                                                                                      endcase
  assign GOTO = (ir_q[13:11] == 3'b101);
assign INCF = (ir_q[13:8] == 6'b001010);
assign IORWF = (ir_q[13:8] == 6'b00100);
assign MOVF = (ir_q[13:8] == 6'b001000);
assign MOVF = (ir_q[13:7] == 7'b0000001);
assign SUBWF = (ir_q[13:8] == 6'b000010);
                                                                                                                                                                                                                                                       assign XORWF = (ir_q[13:8] == 6'b000110);
 assign BCF = (ir_q[13:10] == 4'b0100);
assign BSF = (ir_q[13:10] == 4'b0101);
                                                                                                                                                                                                                                                       parameter T5 = 5;
parameter T6 = 6;
assign BTFSC = (ir_q[13:10] == 4'b0110);
assign BTFSS = (ir_q[13:10] == 4'b0111);
assign DECFSZ = (ir_q[13:8] == 6'b001011);
assign INCFSZ = (ir_q[13:8] == 6'b001111);
                                                                                                                                                                                                                                                        always_ff @(posedge clk)
                                                                                                                                                                                                                                                        if(reset) ps <= #1 0;
else ps <= #1 ns;
end
assign sel_bit = ir_q[9:7];
assign btfsc_skip_bit = (ram_out[ir_q[9:7]] == 0);
assign btfss_skip_bit = (ram_out[ir_q[9:7]] == 1);
assign btfss_btfss_skip_bit = (BFFSC & btfsc_skip_bit) | (BTFSS & btfss_skip_bit);
assign aluout_zero = (alu_q == 0);
                                                                                                                                                                                                                                                       op = 0;
load_mar = 0;
assign addr_port_b = (ir_q[6:0] == 7'h0d);

assign ASRF = (ir_q[13:8] == 6'b110111);

assign LSLF = (ir_q[13:8] == 6'b110110);

assign LSRF = (ir_q[13:8] == 6'b110110);

assign RRF = (ir_q[13:8] == 6'b001101);

assign RRF = (ir_q[13:8] == 6'b001100);

assign SWAPF = (ir_q[13:8] == 6'b001110);
                                                                                                                                                                                                                                                       load_pc = 0;
reset_ir_q = 0;
                                                                                                                                                                                                                                                        load_ir_q = 0;
load_w = 0;
sel_pc = 0;
                                                                                                                                                                                                                                                        sel_alu = 0;
sel_bus = 0;
                                                                                                                                                                                                                                                        ram_en = 0;
sel_RAM_mux = 0;
 assign CALL = (ir_q[13:11] == 3'b100);
assign RETURN = (ir_q == (14'b0000000001000));
                                                                                                                                                                                                                                                        load_port_b = 0;
push = 0;
pop = 0;
  assign BRA = (ir q[13:9] == 5'b11001);
assign BRA = (ir_q[13:9] == 5'b11001);
assign BRW = (ir_q == 14'b00000000001011);
assign MpP = (ir_q == 0);
assign M_change = {3'b0,M_q};
assign k_change = {ir_q[8],ir_q[8],ir_q[8:0]};
                                                                                                                                                                                                                                                                case(ps)
                                                                                                                                                                                                                                                                T0:
begin
                                                                                                                                                                                                                                                                                  reset_ir_q = 1;
ns = T1;
  always comb
                                                                                                                                                                                                                                                                            end
           if(reset)
```

```
gin
load_mar = 1;
                                                                                                                                                                                                                                                                      sel_alu = 1;
267

268

269

279

271

272

274

275

276

278

283

284

282

283

284

285

286

287

298

299

291

295

295

295

296

307

308

309

311

313
                                                                                                                                                                                                                                                     else if(MOVWF)
                                                                                                                                                                                                                                                                    in
sel_bus = 1;
if(addr_port_b == 1) load_port_b = 1;
else if(addr_port_b == 0)ram_en = 1;
                                    begin
    load_pc = 1;
    ns = T3;
end
                                                                                                                                                                                                                                                    end
else if(BCF || BSF)
                                    ns = T4;
                                                                                                                                                                                                                                                                    ram en = 1;
                                                                                                                                                                                                                                                    else if(BTFSC || BTFSS)
                                    if(MOVLW) op = 5;
else if(ADOLW) op = 8;
else if(SIBBLW) op = 1;
else if(ADOLW) op = 2;
else if(IORLW) op = 3;
else if(XORLW) op = 4;
                                                                                                                                                                                                                                                    end
else if(DECFSZ || INCFSZ)
                                                                                                                                                                                                                                                           begin

sel_alu = 1;

if(d == 0) load_w = 1;

else ram_en = 1;
                                             else if(ADOWF) op = 0;
else if(ANDWF) op = 2;
else if(CLRF) op = 8;
else if(CLRW) op = 8;
else if(COWF) op = 9;
else if(DECF) op = 7;
                                                                                                                                                                                                                                                    end
else if(ASRF || LSLF || LSRF || RLF || RRF || SWAPF)
                                                                                                                                                                                                                                                                    sel_alu = 1;
if(d == 0) load_w = 1;
else if(d == 1) ram_en = 1;
                                             else if(INCF) op = 6;
else if(IORWF) op = 3;
else if(MOVF) op = 5;
else if(SUBWF) op = 1;
else if(XORWF) op = 4;
                                                                                                                                                                                                                                                   else if(CALL)

begin

sel_pc = 1;

load_pc = 1;

push = 1;
                                             else if(BCF | BSF) op = 5;
else if(DECFSZ) op = 7;
else if(INCFSZ) op = 6;
else if(INCFSZ) op = 6;
else if(ISLF) op = 4'hA;
else if(LSLF) op = 4'hC;
else if(RLF) op = 4'hC;
else if(RFF) op = 4'hE;
else if(SMAPF) op = 4'hF;
else op = 0;
                                                                                                                                                                                                                                                    end
else if(RETURN)
                                                                                                                                                                                                                                                            begin
sel_pc = 2;
                                                                                                                                                                                                                                                                  load_pc = 1;
push = 1;
                                                                                                                                                                                                                                                     else if(BRA)
                                                                                                                                                                                                                                                           begin
load_pc = 1;
                                            if(MOVLW || ADDLW || SUBLW || ANDLW || IORLW || XORLW)
load w = 1;
else if(GOTO)
begin
                                                                                                                                                                                                                                                    sel_pc = 3;
end
else if(BRW)
                                                                                                                                                                                                                                                            begin
load_pc = 1;
                                                           sel_pc = 1;
load_pc = 1;
                                                                                                                                                                                                                                                   sel_pc = 1;
sel_pc = 4;
end
else if(NOP)
begin
end
ns = T5;
                                              else if(ADDWF || ANDWF || INCF || IORWF || MOVF || SUBWF || XORWF)
                                                           sel_alu = 1;
if(d==0) load_w = 1;
                                                             else ram_en = 1;
                                             else if(CLRF) ram_en = 1;
else if(CLRW) load_w = 1;
else if(COMF || DECF)
                                                                                                                                                                                                                                           begin
ns = T6;
```

```
396
397
T6:
begin
399
ns = T1;
end
400
endcase
401
end
403
endmodule
```

#### ♦ Program\_Rom.sv

```
design > ≡ Program_Rom.sv
       module Program_Rom(
           output logic [13:0] Rom_data_out,
           input [10:0] Rom_addr_in
           logic [13:0] data;
                   case (Rom_addr_in)
                       10'h0 : data = 14'h303C;
                        10'h1 : data = 14'h00A4;
                        10'h2 : data = 14'h01A5;
                       10'h3 : data = 14'h0103;
                       10'h4 : data = 14'h008D;
                       10'h5 : data = 14'h3001;
                       10'h6 : data = 14'h07A5;
                        10'h7 : data = 14'h0825;
                       10'h8 : data = 14'h0BA4;
                       10'h9 : data = 14'h33FA;
                        10'ha : data = 14'h33F5;
                       10'hb : data = 14'h0008;
10'hc : data = 14'h3400;
                        10'hd : data = 14'h3400;
                       default: data = 14'h0;
            assign Rom_data_out = data;
       endmodule
```

#### 

```
Emodule single_port_ram_128x8(
             input [7:0]data,
input [6:0]addr,
             input ram_en,
input clk,
output logic [7:0] q
 4 5
             // Declare the RAM variable
//reg [DATA_WIDTH-1:0] ram[2**ADDR_WIDTH-1:0];
logic [7:0] ram[127:0];
 8
10
11
12
13 🖹
             always_ff @(posedge clk)
             begin
// Write
if (ram_en)
14
16
17
18
19
20
21
22
                       ram[addr] <= data;</pre>
             // Continuous assignment implies read returns NEW data.
// This is the natural behavior of the TriMatrix memory
             // blocks in Single Port mode.
     assign q = ram[addr];
endmodule
```

#### ♦ testbench.sv

### 

#### ♦ wave.do

```
simulation > modelsim > \ \ \ wave.do

1     onerror {resume}
2     quietly WaveActivateNextPane {} 0
3
4     #add wave -noupdate -divider {TOP LEVEL INPUTS}
5
6     #add wave -noupdate -format Logic /testbench/clk
7     #add wave -noupdate -format Logic /testbench/rst
8
9
10
11     add wave -noupdate -divider {adder}
12
13     add wave -noupdate -format logic /testbench/hw_1212_1/reset
14     add wave -noupdate -format logic /testbench/hw_1212_1/clk
15     add wave -noupdate -format Literal -radix Unsigned /testbench/hw_1212_1/port_b_out
16     add wave -noupdate -format Literal -radix Hexadecimal /testbench/hw_1212_1/port_b_out
```

#### 

```
simulation > modelsim > ≦ sim.do

1 vsim -voptargs=+acc work.testbench

2 view structure wave signals

3

4 do wave.do

5

6 log -r *

7 run -all
```

#### ◆ 組合語言

```
C:\Users\Chia-Yu Wang\Desktop\Computer-System-Design\mplab\hw_1212_2.asm*
        #include <pl6Lf1826.inc>
                eau 0x25
        temp
               equ 0x24
        templ
                org 0x00
                               ;// w <= 60
        start movlw .60
                               ;// ram[temp1] <= w -> ram[24] = 60
;// ram[temp] <= 0 -> ram[25] = 0
                movwf templ
                clrf temp
                                                     -> w = 0
                clrw
                                ;// w <= 0
        loop1 movwf PORTE
                                 ;// portb <= w
                                                     -> portb = 0
                movlw 1
                               ;// w <= 1
                                                     -> w = 1
                               ;// ram[temp] += w
                addwf temp,1
                                                     -> ram[25] = 1
                                ;// w <= ram[temp] -> w = 1
                movf temp, 0
                decfsz temp1,1 ;// ram[temp1]-- if = 0 skip -> ram[24] = 59
                                ;// 做60次 60,59,58,57....1 0不會做這行
                bra loopl
                            ;// 重來
                bra start
                end
```

### ● 模擬結果與結果說明:



我把 10 進位和 16 進位都印出來了~我上課有 demo 給助教看 應該是對的~

我的迴圈會把 w 給 portb 60 次,從 0 到 59,59 之後他會跑出迴圈然後作初始化,所以 59 比較長

#### **—** `


### 實驗說明:

用 MPLAB 設計一個 Rom,使 0x21 和 0x22 兩個位址的 16 進制(用 10 進位顯示不算分)分別表示時鐘的分及秒,即 0x22(秒)的 16 進制會由 1 數到 59 後歸零,每當 0x22(秒)歸零 0x21(分)就會加 <math>1

#### 模擬用的組合語言不用加 delay 方便波形觀測

請交 MPLAB 中組合語言截圖、程式碼截圖與波形圖,存分跟秒的暫存器請分別設定為 0x21 跟 0x22

## ● 系統硬體架構方塊圖(接線圖):



架構圖

# ● 系統架構程式碼、測試資料程式碼與程式碼說明 截圖請善用 win+shift+S

只有 Program\_Rom.sv、wave.do 和組合語言不一樣 所以我就只給這 3 個~

♦ Program Rom.sv

```
design > 

■ Program_Rom.sv
      module Program Rom(
          output logic [13:0] Rom_data_out,
           input [10:0] Rom_addr_in
           logic [13:0] data;
          always_comb
                   case (Rom_addr_in)
                       10'h0 : data = 14'h01A1;
 10
                       10'h1 : data = 14'h01A2;
                       10'h2 : data = 14'h303B;
                       10'h3 : data = 14'h00A3;
                       10'h4 : data = 14'h303B;
                       10'h5 : data = 14'h00A4;
                       10'h6: data = 14'h3001;
                       10'h7 : data = 14'h07A2;
                       10'h8 : data = 14'h0BA4;
                       10'h9 : data = 14'h33FD;
                       10'ha : data = 14'h01A2;
                       10'hb : data = 14'h07A1;
                       10'hc : data = 14'h0BA3;
                       10'hd : data = 14'h33F6;
                       10'he : data = 14'h33F1;
                       10'hf : data = 14'h0008;
                       10'h10 : data = 14'h3400;
                       10'h11 : data = 14'h3400;
                       default: data = 14'h0;
                   endcase
            assign Rom_data_out = data;
      endmodule
```


#### ♦ wave.do


```
simulation > modelsim > ≡ wave.do
     onerror {resume}
      quietly WaveActivateNextPane {} 0
      #add wave -noupdate -divider {TOP LEVEL INPUTS}
      #add wave -noupdate -format Logic /testbench/clk
      #add wave -noupdate -format Logic /testbench/rst
      add wave -noupdate -divider {adder}
      add wave -noupdate -format logic
                                          /testbench/hw 1212 1/reset
      add wave -noupdate -format logic
                                         /testbench/hw_1212_1/clk
      add wave -noupdate -format Literal -radix Unsigned /testbench/hw_1212_1/ram/ram\[33\]
                                                                                               # 0x21 = 33
      add wave -noupdate -format Literal -radix Unsigned
                                                           /testbench/hw_1212_1/ram/ram\[34\]
      add wave -noupdate -format Literal -radix Hexadecimal /testbench/hw_1212_1/ram/ram\[33\]
      add wave -noupdate -format Literal -radix Hexadecimal /testbench/hw_1212_1/ram/ram\[34\]
```

#### 組合語言

```
C:\Users\Chia-Yu Wang\Desktop\Computer-System-Design\mplab\hw_1212_2.asm
       #include <pl6Lf1826.inc
       sec
               egu 0x22
       minCnt equ 0x23
secCnt equ 0x24
              org 0x00
       start clrf min
                            ;// ran[min] = 0
              clrf sec
                           ;// ran[sec] = 0
;// w <= 59
              movlw .59
                           ;// ram[minCnt] = 59
       loopMin movlw .59
                            ;// w <= 59
                           movwf secCnt
              movlw 1
              loopSec addwf sec,1
                                               -> ram[22] = 1
                                                          -> ram[24] = 58
                            ;// 做59次 59,58,57....1 0不會做這行
              bra loopSec
              clrf sec
              decfsz minCnt.1 :// ram[minCnt]-- if = 0 skip -> ram[23] = 58
              bra loopMin
bra start
              end
```

# 模擬結果與結果說明:





分的計數

ο比較長是因為 sec 59 結束後我讓他立刻歸 ο, 然後 min+1, 之後去做初始化, 所以 ο 會拉得比

上面 2 條是十進位的,下面是 16 進位~

## ● 結論與心得:

- ◆ 今天的東西不難,但是一看到作業要寫組合語言就好害怕 qq 不過不過好好的去研究一下會發現變簡單的 ww ,可能是因為之前計算機組織課有好好上過,加上寫好多個禮拜的 cpu 指令,所以比較有那個概念,至少比大二上第一次學要好多了,也可能是因為進步了所以才比較好上手,如果段考要考的話,希望可以提供每個指令在做甚麼,指令太多了,每次寫前都要一直翻 ptt · 如果考試沒有 ppt 會很慘 qq。
- 今天學到最多的真的是組合語言怎麼寫,怎麼有技巧的寫,我一直想把他寫短,但是如果寫很短波形圖會很醜,因為雖然結果一樣,但是中間 clk 的數量有差,所以我最後還是為了好讀懂,增加了很多可以刪掉的指令 qq 像是第二題,我是先 sec 歸 0 在 min+1,我原本其實是先+1 然後等到初始化在歸 0,但這樣波型圖就會出現 min = 1,sec = 59,這種在切換 clk 的問題...雖然我覺得不影響結果,但是怕被扣分,我還是改了 qq