

注意

- 1. 繳交時一律轉 PDF 檔
- 2. 一人繳交一份
- 3. 檔名:學號_HW?.pdf 檔名請按照作業檔名格 式進行填寫 未依照格式不予批改

2022/12/24

實驗十五

PIPELINE

姓名:王嘉羽 學號:00957116

班級:資工3B

E-mail: vayne20011125@gmail.com

2022/12/24

■ 實驗說明:

將 PIC MCU 改成 pipeline 的架構後執行以下測試檔。


PIPELINE 測試程式 1:

```
#include <pl6Lf1826.inc> ; Include file 1
temp
        equ
              0x25
        Program start
;************
                        ; reset vector
         org 0x00
         clrw
loop
         clrf
               temp
         movlw .1
         addlw
         sublw
               .3
               .10
         movlw
         movwf temp
         incf
               temp, 1
         subwf temp, 0
         bcf
               temp, 3
         btfsc temp, 3
         btfsc temp, 1
         lslf temp, 1
         lsrf
               temp, 0
         goto
               loop
         end
```

PIPELINE 測試程式 2:

```
#include <pl6Lf1826.inc> ; Include file 10
temp
       equ 0x25
***********
        Program start
; *********************************
        org 0x00
                       ; reset vector
        movlw .1
        movlw
              . 3
        movlw
        movlw .4
        movlw .5
        call
              first
        movlw
              . 6
        movlw .7
        goto
first
       movlw .8
        movlw
               . 9
        return
        end
```

● 系統硬體架構方塊圖(接線圖):



架構圖

● 系統架構程式碼、測試資料程式碼與程式碼說明

截圖請善用 win+shift+S

♦ hw 1219.sv

```
design > 

hw 1219.sv
       "timescale lns/10ps
       module hw_1219(
            input clk,
           //output logic [7:8] port_b_out
output logic [7:8] w_q
            logic [7:0] port_b_out;
           logic [18:8] pc_next, pc_q, mar_q,stack_q;
logic load_pc, load_mar, load_ir_q, load_w, load_port_b; //load#!
logic [13:8] Rom_out,ir_q;
logic reset_ir_q;
            logic ram_en;
            logic [2:0] ps,ns;
           logic [3:0] op;
logic [7:0] alu_q, mux_out, ram_out, databus, RAM_mux, bcf_mux, bsf_mux;
            logic [1:0] sel_RAM_mux;
            logic sel_alu,sel_bus;
           logic [2:8] sel_bit,sel_pc;
logic [18:8] k;
            logic push,pop;
logic [11:0] w_change,k_change;
                case(sel_pc)
                    0: pc_next = pc_q + 1;
               8: pc_next = pc_q * ;,

1: pc_next = ir_q[18:8];

2: pc_next = stack_q[18:8];

3: pc_next = pc_q + k_change;

4: pc_next = pc_q + w_change;

4: pc_next = 8:
                     default: pc next - 8;
            always_ff @(posedge clk) //有load信號 - 再請取
               if(reset)
                    pc_q <= #1 8;
                else if(load_pc)
                   pc_q <= #1 pc_next;
            always_ff @(posedge clk)
              if(load_mar)
                    mar_q <- #1 pc_q;
            always_ff @(posedge clk)
               if(reset_ir_q)
               ir_q <= #1 8;
else if(load_ir_q)
                     ir_q <= #1 Rom_out;
            //----load_w-----always_ff @(posedge clk)
               if(reset)
                w_q <- #1 0;
else if(load_w)
                    w_q <- #1 alu_q;
            Stack stack(stack_q,pc_q[10:0],push,pop,reset,clk);
```

```
if(sel_alu == 0) mux_out = ir_q[7:0];
                else mux_out = RAM_mux[7:0];
              if(sel_bus == 0) databus = alu_q;
else databus = w_q;
            always_ff @(posedge clk)
              if(reset) port b out <- 8;
                 else if(load_port_b) port_b_out <= databus;
                case (sel_RAM_mux)
                8: RAM_mux - ram_out;
                1: RAM mux - bcf mux;
                2: RAM_mux - bsf_mux;
            always comb
                case(sel bit)
                     3'b888: bcf_mux = ram_out & 8'b1111 1118;
                     3'b001: bcf_mux = ram_out & 8'b1111_1101;
3'b010: bcf_mux = ram_out & 8'b1111_1011;
                    3'b011: bcf_mux = ram_out & 8'b1111_0111;
                     3'b188: bcf_mux - ram_out & 8'b1118 1111;
                     3'b181: bcf_mux = ram_out & 8'b1181_1111;
                     3'b118: bcf_mux - ram_out & 8'b1011_1111;
                     3'b111: bcf_mux = ram_out & 8'b0111_1111;
                (sel_bit)
                      3'b000: bsf_mux = ram_out | 8'b0000_0001;
                     3'b881: bsf_mux = ram_out | 8'b8888_8818;
3'b818: bsf_mux = ram_out | 8'b8888_8188;
                    3'b811: bsf_mux = ram_out | 8'b8688 1888;
3'b188: bsf_mux = ram_out | 8'b8681_6888;
3'b181: bsf_mux = ram_out | 8'b8618_6888;
3'b118: bsf_mux = ram_out | 8'b8188_6888;
3'b111: bsf_mux = ram_out | 8'b1888_6888;
134
                                                                    // w c - k - MOVLW k
// w c - k+w ADDLN k
// w c - k-w SUBLW k
// w c - k8w ANDLN k
            assign MOVLW = (ir_q[13:8] == 6'b110000);
            assign ADDLW = (ir_q[13:8] -- 6'b111110);
            assign SUBLW = (ir_q[13:8] == 6'b111188);
            assign ANDLW - (ir_q[13:8] -- 6'b111001);
                                                                    // w <- k|w IORLW k
// w <- k^w XORLW k
            assign IORLW - (ir_q[13:8] -- 6'b111000);
            assign XORLW - (ir_q[13:8] -- 6'b111010);
            assign d = ir_q[7];
            assign ADDWF = (ir_q[13:8] == 6'b000111);
            assign ANDWF - (ir_q[13:8] -- 6'b888181);
            assign CLRF = (ir_q[13:7] == 7'b0000011);
            assign CLRW - (ir_q[13:2] -- 12'b888881888888); // w <- 8
            assign COMF - (ir_q[13:8] -- 6'b001001);
            assign DECF = (ir_q[13:8] == 6'b000011);
            assign GOTO - (ir_q[13:11] -- 3'b101);
            assign INCF - (ir_q[13:8] -- 6'b881818);
            assign IORWF - (ir_q[13:8] -- 6'beee188);
            assign MOVF = (ir_q[13:8] == 6'b001000);
assign MOVWF = (ir_q[13:7] == 7'b0000001);
```

```
assign SUBWF = (ir_q[13:8] == 6'b000010);
assign XORWF = (ir_q[13:8] == 6'b000110);
  assign BCF = (ir_q[13:10] -- 4'b0100);
assign BSF = (ir_q[13:10] -- 4'b0101);
  assign BTFSC = (ir_q[13:10] == 4'b0110);

assign BTFSS = (ir_q[13:10] == 4'b0111);

assign DECFSZ = (ir_q[13:8] == 6'b001011);

assign INCFSZ = (ir_q[13:8] == 6'b001111);
  assign btfsc_skip_bit = (ram_out[ir_q[9:7]] -= 0);
assign btfsc_skip_bit = (ram_out[ir_q[9:7]] -= 1);
assign btfsc_btfss_skip_bit = (BTFSC & btfsc_skip_bit) | (BTFSS & btfss_skip_bit);
  assign alwout_zero = (alu_q == 0);
  assign addr_port_b = (ir_q[6:0] -- 7'h0d);
assign CALL = (ir_q[13:11] == 3'b100); //CALL k assign RETURN = (ir_q == (14'b00000000001000)); //RETURN
  assign BRW = (ir_q == 14'b8888888888881811);
assign NOP = (ir_q == 8);
  assign w_change = {3'b0,w_q} - 1;
assign k_change = {ir_q[8],ir_q[8],ir_q[8:0]} - 1;
                                                   Case(op)

8: alu_q - mux_out + w_q;

1: alu_q - mux_out * w_q;

2: alu_q - mux_out & w_q;

3: alu_q - mux_out | w_q;

4: alu_q - mux_out ^ w_q;

5: alu_q - mux_out;
                                                   5: alu_q = mux_out;
6: alu_q = mux_out + 1;
7: alu_q = mux_out - 1;
8: alu_q = e;
9: alu_q = -mux_out;
4'hh: alu_q = (mux_out[7],mux_out[7:1]); //在縣 片橋 mux_out[7]
4'hB: alu_q = (mux_out[6:0],1'b0); //右條 右橋a
4'hC: alu_q = (1'b0,mux_out[7:1]); //右條 片橋 mux_out[7]
4'hD: alu_q = (mux_out[6:0],mux_out[7]); //右條
4'hC: alu_q = (mux_out[6:0],mux_out[7]); //右條 mux_out[7]
4'hF: alu_q = (mux_out[6:0],mux_out[7]); //右條 mux_out[7]
4'hF: alu_q = (mux_out[4:0],mux_out[7:1]); //右條 mux_out[7:1]); /
                                                  endcase
 parameter T1 = 1;
parameter T2 = 2;
 parameter T3 - 3;
parameter T4 - 4;
  parameter T5 = 5;
parameter T6 = 6;
    always_ff @(posedge clk)
            if(reset) ps <= #1 0;
else ps <= #1 ns;
```

```
load_mar - 0;
           load_pc = 0;
           reset_ir_q - 8;
           load_ir_q = 0;
load_w = 0;
           sel_pc - 0;
           sel_alu - 8;
           sel_bus = 8;
           ram_en = 0;
sel_RAM_mux = 0;
           load_port_b - 0;
           push - 0;
           pop - 8;
               case (ps)
                    begin
                        reset_ir_q = 1;
                        ns - T1;
                    end
                    begin
                         load_mar - 1;
                    begin
                        load_pc = 1;
                    begin
                        load_ir_q - 1;
                    begin
                         load_mar = 1;
                         sel_pc = 0;
load_pc = 1;
                         if(MOVLW) op = 5;
                         else if(ADDLW) op = 0;
                         else if(SUBLW) op = 1;
                         else if(ANDLW) op = 2;
                         else if(IORLW) op = 3;
                         else if(XORLW) op = 4;
                         else if(ADDNF) op - 8;
298
299
                         else if (ANDWF) op = 2;
                         else if(CLRF) op = 8;
                         else if(CLRW) op = 8;
else if(COMF) op = 9;
300
301
                         else if(DECF) op = 7;
                         else if(INCF) op = 6;
                         else if(IORWF) op = 3;
                         else if(MOVF) op = 5;
                         else if(SUBWF) op = 1;
                         else if(XORWF) op - 4;
                         else if(BCF || BSF) op = 5;
                         else if(ASRF) op = 4'hA;
else if(LSLF) op = 4'hB;
                         else if(LSRF) op = 4'hC;
                         else if(RLF) op = 4'hD;
else if(RRF) op = 4'hE;
                         else if(SWAPF)op = 4'hF;
                         else op - 8;
                         If(MOVLW | ADDLW | SUBLW | ANDLW | IORLW | XORLW)
```

```
load_w = 1;
else if(ADDWF || ANDWF || INCF || IORWF || MOVF || SUBWF || XORWF)
                                begin
sel_alu = 1;
                                    if(d==0) load_w = 1;
else ram_en = 1;
                           end
else if(CLRF) ram_en = 1;
                           else if(CLRW) load w = 1;
else if(COMF || DECF)
                                begin
sel_alu = 1;
                           ram_en = 1;
end
else if(MOVWF)
                                   sel_bus = 1;
                                     if(addr_port_b == 1) load_port_b = 1;
else if(addr_port_b == 0)ram_en = 1;
                           end
else if(BCF || BSF)
                                begin
sel_alu = 1;
                                     if(BCF) sel_RAM_mux = 1; //BCF = 1,BSF = 2
else sel_RAM_mux = 2;
                           else if(ASRF || LSLF || LSRF || RLF || RRF || SWAPF)
                                    if(d -- 0) load w - 1;
clsc if(d -- 1) ram_en - 1;
                           end
else if(CALL)
                           begin

push = 1;
end
else if(NOP)

pegin

ns = 15;
                      end
                    begin

if(60T0)

begin

sel_pc = 1;

load_pc = 1
                                    load_pc - 1;
                           end
clsc if(RETURN)
                                begin

sel_pc = 2;

load_pc = 1;
                                    pop - 1;
                           end
else if(CALL)
                               begin

sel_pc = 1;

load_pc = 1;
                           end
else if(BRA)
begin
                         end

clse if(BRM)

begin

load_pc = 1;

sel_pc = 4;
                      begin
  load_ir_q = 1; //fetch(#3)
                           if(DECFSZ) op = 7;
else if(INCFSZ) op = 6;
                                   if(GOTO || CALL || RETURN || BRA || BRW)
                                             reset_ir_q = 1;
                                   else if(DECFSZ || INCFSZ)
                                               sel_alu - 1;
                                               if(d -- 0) load w - 1;
                                               else ram_en - 1;
                                             if(almout_zero) reset_ir_q = 1;
                                   else if(BTFSC || BTFSS)
                                               if(btfsc_btfss_skip_bit) reset_ir_q = 1;
                                   ns - T4;
          endmodule
422
```

♦ Stack.sv

♦ Program_Rom.sv

(測試程式 1:)

```
design > ≡ Program_Rom.sv
      module Program_Rom(
          output logic [13:0] Rom_data_out,
           input [10:0] Rom_addr_in
           logic [13:0] data;
           always_comb
                   case (Rom_addr_in)
                       10'h0 : data = 14'h0103;
                       10'h1 : data = 14'h01A5;
                       10'h2 : data = 14'h3001;
                       10'h3 : data = 14'h3E02;
                       10'h4 : data = 14'h3C03;
                       10'h5 : data = 14'h300A;
                       10'h6 : data = 14'h00A5;
                       10'h7 : data = 14'h0AA5;
                       10'h8 : data = 14'h0225;
                       10'h9 : data = 14'h11A5;
                       10'ha : data = 14'h19A5;
                       10'hb : data = 14'h18A5;
                       10'hc : data = 14'h000B;
                       10'hd : data = 14'h0000;
                       10'he : data = 14'h35A5;
                       10'hf : data = 14'h3625;
                       10'h10 : data = 14'h2800;
                       10'h11 : data = 14'h3400;
                       10'h12 : data = 14'h3400;
                       default: data = 14'h0;
                   endcase
 32
            assign Rom_data_out = data;
 34
       endmodule
```

(測試程式 2:)

```
design > 

■ Program_Rom.sv
       module Program_Rom(
           output logic [13:0] Rom_data_out,
           input [10:0] Rom_addr_in
  5
           logic [13:0] data;
           always comb
               begin
                   case (Rom_addr_in)
 10
                       10'h0 : data = 14'h3001;
                       10'h1 : data = 14'h3002;
                       10'h2 : data = 14'h3003;
                       10'h3 : data = 14'h3004;
                       10'h4: data = 14'h3005;
                       10'h5 : data = 14'h2009;
                       10'h6: data = 14'h3006;
                       10'h7 : data = 14'h3007;
                       10'h8 : data = 14'h2808;
                       10'h9 : data = 14'h3008;
                       10'ha : data = 14'h3009;
                       10'hb : data = 14'h0008;
                       10'hc : data = 14'h3400;
                       10'hd : data = 14'h3400;
                       default: data = 14'h0;
                   endcase
               end
 27
            assign Rom_data_out = data;
       endmodule
```

single_port_ram_128x8.sv

♦ testbench.sv

♦ compile.do

(測試程式 1:)

```
simulation > modelsim > ≡ wave.do
      onerror {resume}
      quietly WaveActivateNextPane {} 0
      #add wave -noupdate -divider {TOP LEVEL INPUTS}
      #add wave -noupdate -format Logic /testbench/clk
      #add wave -noupdate -format Logic /testbench/rst
      add wave -noupdate -divider {adder}
      add wave -noupdate -format logic
                                           /testbench/hw_1219_1/reset
      add wave -noupdate -format logic
                                           /testbench/hw 1219 1/clk
      add wave -noupdate -format Literal -radix Unsigned
                                                                /testbench/hw 1219 1/ps
      add wave -noupdate -format Literal -radix Unsigned
                                                                /testbench/hw 1219 1/w q
      add wave -noupdate -format Literal -radix Unsigned
                                                                /testbench/hw 1219 1/ram/ram\[37\]
```

(測試程式 2:)

```
simulation > modelsim > ≡ wave.do
      onerror {resume}
      quietly WaveActivateNextPane {} 0
      #add wave -noupdate -divider {TOP LEVEL INPUTS}
      #add wave -noupdate -format Logic /testbench/clk
      #add wave -noupdate -format Logic /testbench/rst
      add wave -noupdate -divider {adder}
                                           /testbench/hw 1219 1/reset
 13
     add wave -noupdate -format logic
      add wave -noupdate -format logic
                                          /testbench/hw_1219_1/clk
      add wave -noupdate -format Literal -radix Unsigned
                                                                /testbench/hw_1219_1/ps
 16
      add wave -noupdate -format Literal -radix Unsigned
                                                                /testbench/hw 1219 1/w q
```



```
simulation > modelsim > ≡ sim.do

1 vsim -voptargs=+acc work.testbench

2 view structure wave signals

3

4 do wave.do

5

6 log -r *

7 run -all
```

◆ 組合語言程式碼

(測試程式 1:)


```
C:\...\pipeline_1219_1.asm
         #include <pl6LF1826.inc>
         temp equ 0x25
          org 0x00
         loop clrw
           clrf temp
           movlw .1
           addlw .2
           sublw .3
           movlw .10
           movwf temp
           incf temp, 1
           subwf temp, 0
           bcf temp, 3
           btfsc temp, 3
           btfsc temp, 1
           brw
           nop
           1slf temp, 1
           lsrf temp, 0
           goto loop
           end
```

(測試程式 2:)

```
C:\...\pipeline_1219_2.asm
        #include <pl6LF1826.inc>
        temp equ 0x25
          org 0x00
          movlw .1
          movlw .2
          movlw .3
          movlw .4
          movlw .5
          call first
          movlw .6
          movlw .7
          goto $
        first movlw .8
          movlw .9
          return
           end
```


● 模擬結果與結果說明:

PIPELINE 測試程式 1:



ns:0->1->2->3->4->5->6->4->5->6->4(pipeline)

PIPELINE 測試程式 2:



ns:0->1->2->3->4->5->6->4->5->6->4(pipeline)

2 個結果接和 ppt 一樣,應該是對的!

● 結論與心得:

- 》 謝謝助教們這學期幫我們 demo 還有改作業,也謝謝老師這學期的教導~祝您們新年快樂(雖然有點早)