

2022/12/12

實驗十二

跳躍指令

姓名：王嘉羽

學號：00957116

班級：資工 3B

E-mail：vayne20011125@gmail.com

注意

1. 繳交時一律轉 PDF 檔
2. 繳交期限為
上完課後
本周日晚上 11:59 前
3. 一人繳交一份
4. 檔名：學號_HW?.pdf
檔名請按照作業檔名格式進行填寫
未依照格式不予批改

2022/12/12

— 、

● 實驗說明：

設計組合語言，用來顯示時鐘的「秒」，運行於 PIC MCU 上。由 00 數到 59 再歸 00，並且不斷重複，將結果輸出於 port_B 上並以 16 進位顯示(10 進位不算分)


請用 BRA 或 BRW 指令代替 GOTO 指令

加分：在課堂實作或補強時將此架構燒錄到 DE0 上的結果給助教檢查，即可加分。兩個七段顯示器分別顯示時鐘的秒之高低位數。接法如圖二


模擬用的組合語言不用加 delay 方便波形觀測

請交 MPLAB 中組合語言截圖、程式碼截圖與波形圖

● 系統硬體架構方塊圖（接線圖）：



圖一、架構圖



圖二、七段顯示器接法

● 系統架構程式碼、測試資料程式碼與程式碼說明

截圖請善用 win+shift+S

✧ hw_1212.sv

```
design > hw_1212.sv
1 timescale 1ns/10ps
2 module hw_1212(
3     input clk,
4     input reset,
5     //output logic [7:0] port_b_out
6     output logic [7:0] w_q
7 );
8 //logic [7:0] w_q;
9 logic [7:0] port_b_out;
10 logic [10:0] pc_next, pc_q, mar_q, stack_q;
11 logic load_pc, load_mar, load_ir_q, load_w, load_port_b; //load線
12 logic [13:0] Rom_out, ir_q;
13 logic reset_ir_q;
14 logic ram_en;
15 logic [2:0] ps, ns;
16 logic [3:0] op;
17 logic [7:0] alu_q, mux_out, ram_out, databus, RAM_mux, bcf_mux, bsf_mux;
18 logic [1:0] sel_RAM_mux;
19 logic sel_alu, sel_bus; //選擇線
20 logic [2:0] sel_bit, sel_pc;
21 logic [10:0] k;
22 logic push, pop;
23 logic [11:0] w_change, k_change;
24
25 //-----sel_pc-----
26 always_comb //下一個指令
27 begin
28     case(sel_pc)
29         0: pc_next = pc_q + 1;
30         1: pc_next = ir_q[10:0];
31         2: pc_next = stack_q[10:0];
32         3: pc_next = pc_q + k_change;
33         4: pc_next = pc_q + w_change;
34         default: pc_next = 0;
35     endcase
36 end
37
38 always_ff @(posedge clk) //有load信號，再讀取
39 begin
40     if(reset)
41         pc_q <= #1 0;
42     else if(load_pc)
43         pc_q <= #1 pc_next;
44     end
45
46 //-----mar-----
47 always_ff @(posedge clk)
48 begin
49     if(load_mar)
50         mar_q <= #1 pc_q;
51     end
52
53 //-----ROM-----
54 Program_Rom rom(Rom_out, mar_q);
55
56 //-----IR-----
57 always_ff @(posedge clk)
58 begin
59     if(reset_ir_q)
60         ir_q <= #1 0;
61     else if(load_ir_q)
62         ir_q <= #1 Rom_out;
63     end
64
65 //-----load_w-----
66 always_ff @(posedge clk)
67
68     if(reset)
69         w_q <= #1 0;
70     else if(load_w)
71         w_q <= #1 alu_q;
72     end
73
74 //-----stack-----
75 Stack stack(stack_q, pc_q[10:0], push, pop, reset, clk);
76
77 //-----ram-----
78 single_port_ram_128x8 ram(databus, ir_q[6:0], ram_en, clk, ram_out);
79
80 //-----sel_alu-----
81 always_comb
82 begin
83     if(sel_alu == 0) mux_out = ir_q[7:0];
84     else mux_out = RAM_mux[7:0];
85 end
86
87 //-----sel_bus-----
88 always_comb
89 begin
90     if(sel_bus == 0) databus = alu_q;
91     else databus = w_q;
92 end
93
94 //-----port_b-----
95 always_ff @(posedge clk)
96 begin
97     if(reset) port_b_out <= 0;
98     else if(load_port_b) port_b_out <= databus;
99 end
100
101 //-----ram_mux-----
102 always_comb
103 begin
104     case(sel_RAM_mux)
105         0: RAM_mux = ram_out;
106         1: RAM_mux = bcf_mux;
107         2: RAM_mux = bsf_mux;
108     endcase
109 end
110
111 //-----BCF_mux-----
112 always_comb
113 begin
114     case(sel_bit)
115         3'b000: bcf_mux = ram_out & 8'b1111_1110;
116         3'b001: bcf_mux = ram_out & 8'b1111_1101;
117         3'b010: bcf_mux = ram_out & 8'b1111_1011;
118         3'b011: bcf_mux = ram_out & 8'b1111_0111;
119         3'b100: bcf_mux = ram_out & 8'b1110_1111;
120         3'b101: bcf_mux = ram_out & 8'b1101_1111;
121         3'b110: bcf_mux = ram_out & 8'b1011_1111;
122         3'b111: bcf_mux = ram_out & 8'b0111_1111;
123     endcase
124 end
125
126 //-----BSF_mux-----
127 always_comb
128 begin
129     case(sel_bit)
130         3'b000: bsf_mux = ram_out | 8'b0000_0001;
131         3'b001: bsf_mux = ram_out | 8'b0000_0010;
132         3'b010: bsf_mux = ram_out | 8'b0000_0100;
133         3'b011: bsf_mux = ram_out | 8'b0000_1000;
134         3'b100: bsf_mux = ram_out | 8'b0001_0000;
```

```

132         3'b101: bsf_mux = ram_out | 8'b0010_0000;
133         3'b110: bsf_mux = ram_out | 8'b0100_0000;
134         3'b111: bsf_mux = ram_out | 8'b1000_0000;
135     endcase
136 end
137
138 //-----controller-----
139 //解碼指令
140 assign MOVW = (ir_q[13:8] == 6'b100000);
141 assign ADDW = (ir_q[13:8] == 6'b111110);
142 assign SUBW = (ir_q[13:8] == 6'b111100);
143 assign ANDW = (ir_q[13:8] == 6'b111001);
144 assign IORW = (ir_q[13:8] == 6'b111000);
145 assign XORW = (ir_q[13:8] == 6'b111010);
146
147 assign d = ir_q[7];
148
149 assign ADDWF = (ir_q[13:8] == 6'b000111);
150 assign ANDWF = (ir_q[13:8] == 6'b000101);
151 assign CLRF = (ir_q[13:7] == 7'b0000011);
152 assign CLRW = (ir_q[13:2] == 12'b000001000000);
153 assign COMF = (ir_q[13:8] == 6'b001001);
154 assign DECF = (ir_q[13:8] == 6'b000011);
155 assign GOTO = (ir_q[13:11] == 3'b101);
156
157 assign INCF = (ir_q[13:8] == 6'b001010);
158 assign IORWF = (ir_q[13:8] == 6'b000100);
159 assign MOVF = (ir_q[13:8] == 6'b001000);
160 assign MOVWF = (ir_q[13:7] == 7'b0000001);
161 assign SUBWF = (ir_q[13:8] == 6'b000010);
162 assign XORWF = (ir_q[13:8] == 6'b000110);
163
164 assign BCF = (ir_q[13:10] == 4'b0100);
165 assign BSF = (ir_q[13:10] == 4'b0101);
166 assign BTFSC = (ir_q[13:10] == 4'b0110);
167 assign BTFSS = (ir_q[13:10] == 4'b0111);
168 assign DECFSZ = (ir_q[13:8] == 6'b0010011);
169 assign INCFSZ = (ir_q[13:8] == 6'b0011111);
170
171 assign sel_bit = ir_q[9:7];
172 assign btfsc_skip_bit = (ram_out[ir_q[9:7]] == 0);
173 assign btfss_skip_bit = (ram_out[ir_q[9:7]] == 1);
174 assign btfsc_btfss_skip_bit = (BTFSC & btfsc_skip_bit) | (BTFSS & btfss_skip_bit);
175 assign aluout_zero = (alu_q == 0);
176
177 assign addr_port_b = (ir_q[6:0] == 7'h0d);
178 assign ASRF = (ir_q[13:8] == 6'b110111);
179 assign LSLF = (ir_q[13:8] == 6'b110101);
180 assign LSRF = (ir_q[13:8] == 6'b110110);
181 assign RLF = (ir_q[13:8] == 6'b001101);
182 assign RRF = (ir_q[13:8] == 6'b001100);
183 assign SWAPF = (ir_q[13:8] == 6'b001110);
184
185 assign CALL = (ir_q[13:11] == 3'b100);
186 assign RETURN = (ir_q == (14'b0000000001000));
187
188 assign BRA = (ir_q[13:9] == 5'b11001);
189 assign BRW = (ir_q == 14'b0000000001011);
190 assign NOP = (ir_q == 0);
191 assign w_change = {3'b0,w_q};
192 assign k_change = {ir_q[8],ir_q[8],ir_q[8:0]};
193
194 //-----alu----- 用op決定計算結果
195 always_comb
196 begin
197     if(reset)
198         alu_q <= #1 0;
199     else
200         begin
201             case(op)
202             0: alu_q = mux_out + w_q;
203             1: alu_q = mux_out - w_q;
204             2: alu_q = mux_out & w_q;
205             3: alu_q = mux_out | w_q;
206             4: alu_q = mux_out ^ w_q;
207             5: alu_q = mux_out;
208             6: alu_q = mux_out + 1;
209             7: alu_q = mux_out - 1;
210             8: alu_q = 0;
211             9: alu_q = ~mux_out;
212             4'hA: alu_q = {mux_out[7],mux_out[7:1]}; //右移 左補 mux_out[7]
213             4'hB: alu_q = {mux_out[6:0],1'b0}; //左移 右補0
214             4'hC: alu_q = {1'b0,mux_out[7:1]}; //右移 左補0
215             4'hD: alu_q = {mux_out[6:0],mux_out[7]}; //左旋轉
216             4'hE: alu_q = {mux_out[0],mux_out[7:1]}; //右旋轉
217             4'hF: alu_q = {mux_out[3:0],mux_out[7:4]};
218             default: alu_q = mux_out + w_q;
219             endcase
220         end
221     end
222
223 //-----fsm----- 有限狀態機
224 parameter T0 = 0;
225 parameter T1 = 1;
226 parameter T2 = 2;
227 parameter T3 = 3;
228 parameter T4 = 4;
229 parameter T5 = 5;
230 parameter T6 = 6;
231
232 always_ff @(posedge clk)
233 begin
234     if(reset) ps <= #1 0;
235     else ps <= #1 ns;
236 end
237
238 always_comb
239 begin
240     //初始化
241     op = 0;
242     load_mar = 0;
243     load_pc = 0;
244     reset_ir_q = 0;
245     load_ir_q = 0;
246     load_w = 0;
247     sel_pc = 0;
248     sel_alu = 0;
249     sel_bus = 0;
250     ram_en = 0;
251     sel_RAM_mux = 0;
252     load_port_b = 0;
253     push = 0;
254     pop = 0;
255     ns = 0;
256     case(ps)
257     T0: //初始化ir_q
258         begin
259             reset_ir_q = 1;
260             ns = T1;
261         end
262     T1:
263

```



```

264     begin
265         load_mar = 1;           //load mar
266         ns = T2;
267     end
268
269     T2:
270     begin
271         load_pc = 1;           //load pc
272         ns = T3;
273     end
274
275     T3:
276     begin           //load ir_q
277         load_ir_q = 1;
278         ns = T4;
279     end
280
281     T4:           //load w
282     begin
283         if(MOVLW) op = 5;
284         else if(ADDLW) op = 0;
285         else if(SUBLW) op = 1;
286         else if(ANDLW) op = 2;
287         else if(IORLW) op = 3;
288         else if(XORLW) op = 4;
289
290         else if(ADDWF) op = 0;
291         else if(ANDWF) op = 2;
292         else if(CLRWF) op = 8;
293         else if(CLRW) op = 8;
294         else if(COMF) op = 9;
295         else if(DECWF) op = 7;
296
297         else if(INCF) op = 6;
298         else if(IORWF) op = 3;
299         else if(MOVWF) op = 5;
300         else if(SUBWF) op = 1;
301         else if(XORWF) op = 4;
302
303         else if(BCF || BSF) op = 5;
304         else if(DECFSZ) op = 7;
305         else if(INCFSZ) op = 6;
306         else if(ASRF) op = 4'hA;
307         else if(LSLF) op = 4'hB;
308         else if(RSRF) op = 4'hC;
309         else if(RLF) op = 4'hD;
310         else if(RRF) op = 4'hE;
311         else if(SWAPF) op = 4'hF;
312         else op = 0;
313
314         if(MOVLW || ADDLW || SUBLW || ANDLW || IORLW || XORLW)
315             load_w = 1;
316         else if(GOTO)
317             begin
318                 sel_pc = 1;
319                 load_pc = 1;
320             end
321         else if(ADDFWF || ANDWF || INCF || IORWF || MOVWF || SUBWF || XORWF)
322             begin
323                 sel_alu = 1;
324                 if(d==0) load_w = 1;
325                 else ram_en = 1;
326             end
327         else if(CLRWF) ram_en = 1;
328         else if(CLRW) load_w = 1;
329         else if(COMF || DECWF)

```

```

330     begin
331         sel_alu = 1;
332         ram_en = 1;
333     end
334
335     else if(MOVWF)
336     begin
337         sel_bus = 1;
338         if(addr_port_b == 1) load_port_b = 1;
339         else if(addr_port_b == 0) ram_en = 1;
340     end
341
342     else if(BCF || BSF)
343     begin
344         sel_alu = 1;
345         if(BCF) sel_RAM_mux = 1; //BCF = 1,BSF = 2
346         else sel_RAM_mux = 2;
347         ram_en = 1;
348     end
349
350     else if(BTFSC || BTFSS)
351     begin
352         if(btfsc_btfss_skip_bit) load_pc = 1;
353     end
354
355     else if(DECFSZ || INCFSZ)
356     begin
357         sel_alu = 1;
358         if(d == 0) load_w = 1;
359         else ram_en = 1;
360
361         if(aluout_zero) load_pc = 1;
362     end
363
364     else if(ASRF || LSLF || RSRF || RLF || RRF || SWAPF)
365     begin
366         sel_alu = 1;
367         if(d == 0) load_w = 1;
368         else if(d == 1) ram_en = 1;
369     end
370
371     else if(CALL)
372     begin
373         sel_pc = 1;
374         load_pc = 1;
375         push = 1;
376     end
377
378     else if(RETURN)
379     begin
380         sel_pc = 2;
381         load_pc = 1;
382         push = 1;
383     end
384
385     else if(BRA)
386     begin
387         load_pc = 1;
388         sel_pc = 3;
389     end
390
391     else if(BRW)
392     begin
393         load_pc = 1;
394         sel_pc = 4;
395     end
396
397     else if(NOP)
398     begin
399         end
400     end
401
402     ns = T5;
403 end

```

```

T5:           //空状态
begin
    ns = T6;

```

```

396     end
397
398     T6:
399     begin
400         ns = T1;
401     end
402
403 endcase
404 end
405 endmodule

```

✧ Stack.sv

```

design > Stack.sv
1 module Stack(
2     output logic [10:0] stack_out,
3     input [10:0] stack_in,
4     input push,
5     input pop,
6     input reset,
7     input clk
8 );
9 //-----
10 logic [3:0] stk_ptr;
11 logic [10:0] stack [15:0];
12 //logic [10:0] stack_out;
13 logic [3:0] stk_index;
14
15 //-----
16 assign stk_index = stk_ptr + 1;
17 assign stack_out = stack[stk_ptr];
18
19 //-----
20 always_ff @(posedge clk)
21 begin
22     if(reset)
23         stk_ptr <= 4'b1111;
24
25     else if(push)
26     begin
27         stack[stk_index] <= stack_in;
28         stk_ptr <= stk_ptr + 1;
29     end
30
31     else if (pop)
32         stk_ptr <= stk_ptr - 1;
33 end
34
35 endmodule

```

❖ Program_Rom.sv

```

design > Program_Rom.sv
1 module Program_Rom(
2     output logic [13:0] Rom_data_out,
3     input [10:0] Rom_addr_in
4 );
5
6 logic [13:0] data;
7 always_comb
8 begin
9     case (Rom_addr_in)
10        10'h0 : data = 14'h303C;
11        10'h1 : data = 14'h00A4;
12        10'h2 : data = 14'h01A5;
13        10'h3 : data = 14'h0103;
14        10'h4 : data = 14'h008D;
15        10'h5 : data = 14'h3001;
16        10'h6 : data = 14'h07A5;
17        10'h7 : data = 14'h0825;
18        10'h8 : data = 14'h0BA4;
19        10'h9 : data = 14'h33FA;
20        10'ha : data = 14'h33F5;
21        10'hb : data = 14'h0008;
22        10'hc : data = 14'h3400;
23        10'hd : data = 14'h3400;
24        default: data = 14'h0;
25    endcase
26 end
27
28 assign Rom_data_out = data;
29
30 endmodule

```

❖ single_port_ram_128x8.sv

```

1 module single_port_ram_128x8(
2     input [7:0] data,
3     input [6:0] addr,
4     input ram_en,
5     input clk,
6     output logic [7:0] q
7 );
8 // Declare the RAM variable
9 //reg [DATA_WIDTH-1:0] ram[2**ADDR_WIDTH-1:0];
10 logic [7:0] ram[127:0];
11
12 always_ff @(posedge clk)
13 begin
14     // Write
15     if (ram_en)
16         ram[addr] <= data;
17 end
18
19 // Continuous assignment implies read returns NEW data.
20 // This is the natural behavior of the TriMatrix memory
21 // blocks in Single Port mode.
22
23 assign q = ram[addr];
24 endmodule

```

✧ testbench.sv

```
simulation > tb > testbench.sv
1  `timescale 1ns/10ps
2  module testbench;
3
4      logic reset;           //重置
5      logic clk;             //時脈
6      logic [7:0] w_q;       //輸出
7
8      hw_1212 hw_1212_1(
9          .reset(reset), //()內的變數為tb的變數，"."後面為hw_1212.sv的變數，將2者對應起來
10         .clk(clk),
11         .w_q(w_q)
12     );
13
14     always #1 clk = ~clk;
15
16     initial begin
17         reset = 1; clk = 0; //一開始先reset，將時脈歸0
18         #15 reset = 0;
19         #20000 $stop;
20     end
21 endmodule
```

✧ compile.do

```
simulation > modelsim > compile.do
1  #vlib work
2
3
4
5  # -----
6  vlog ../tb/testbench.sv
7  vlog ../../design/hw_1212.sv
8  vlog ../../design/Program_Rom.sv
9  vlog ../../design/single_port_ram_128x8.sv
10 vlog ../../design/Stack.sv
11
```

✧ wave.do

```
simulation > modelsim > wave.do
1  onerror {resume}
2  quietly WaveActivateNextPane {} 0
3
4  #add wave -noupdate -divider {TOP LEVEL INPUTS}
5
6  #add wave -noupdate -format Logic /testbench/clk
7  #add wave -noupdate -format Logic /testbench/rst
8
9
10
11 add wave -noupdate -divider {adder}
12
13 add wave -noupdate -format logic /testbench/hw_1212_1/reset
14 add wave -noupdate -format logic /testbench/hw_1212_1/clk
15 add wave -noupdate -format Literal -radix Unsigned /testbench/hw_1212_1/port_b_out
16 add wave -noupdate -format Literal -radix Hexadecimal /testbench/hw_1212_1/port_b_out
```

✧ sim.do

```
simulation > modelsim > sim.do
1  vsim -voptargs=+acc work.testbench
2  view structure wave signals
3
4  do wave.do
5
6  log -r *
7  run -all
```

◇ 組合語言

```
C:\Users\Chia-Yu Wang\Desktop\Computer-System-Design\mplab\hw_1212_2.asm*


#include <pl6f1826.inc>

temp    equ 0x25
templ   equ 0x24

org 0x00

start   movlw .60          ///// w <= 60
        movwf templ        ///// ram[templ] <= w -> ram[24] = 60
        clrf temp          ///// ram[temp] <= 0 -> ram[25] = 0
        clrw               ///// w <= 0 -> w = 0
loopl   movwf PORTB        ///// portb <= w -> portb = 0
        movlw 1            ///// w <= 1 -> w = 1
        addwf temp,1       ///// ram[temp] += w -> ram[25] = 1
        movf temp,0        ///// w <= ram[temp] -> w = 1
        decfsz templ,1     ///// ram[templ]-- if = 0 skip -> ram[24] = 59
        bra loopl         ///// 做60次 60,59,58,57....1 0不會做這行
        bra start         ///// 重來
        return
end
```

● 模擬結果與結果說明：



我把 10 進位和 16 進位都印出來了~我上課有 demo 給助教看 應該是對的~

我的迴圈會把 w 給 portb 60 次，從 0 到 59，59 之後他會跑出迴圈然後作初始化，所以 59 比較長

二、


● 實驗說明：

用 MPLAB 設計一個 Rom，使 0x21 和 0x22 兩個位址的 16 進制(用 10 進位顯示不算分)分別表示時鐘的分及秒，即 0x22(秒)的 16 進制會由 1 數到 59 後歸零，每當 0x22(秒)歸零 0x21(分)就會加 1

模擬用的組合語言不用加 delay 方便波形觀測

請交 MPLAB 中組合語言截圖、程式碼截圖與波形圖，存分跟秒的暫存器請分別設定為 0x21 跟 0x22

● 系統硬體架構方塊圖（接線圖）：



架構圖

● 系統架構程式碼、測試資料程式碼與程式碼說明

截圖請善用 win+shift+S

只有 Program_Rom.sv、wave.do 和組合語言不一樣

所以我就只給這 3 個~

✧ Program_Rom.sv

```
design > Program_Rom.sv
1  module Program_Rom(
2      output logic [13:0] Rom_data_out,
3      input [10:0] Rom_addr_in
4  );
5
6      logic [13:0] data;
7      always_comb
8      begin
9          case (Rom_addr_in)
10             10'h0 : data = 14'h01A1;
11             10'h1 : data = 14'h01A2;
12             10'h2 : data = 14'h303B;
13             10'h3 : data = 14'h00A3;
14             10'h4 : data = 14'h303B;
15             10'h5 : data = 14'h00A4;
16             10'h6 : data = 14'h3001;
17             10'h7 : data = 14'h07A2;
18             10'h8 : data = 14'h0BA4;
19             10'h9 : data = 14'h33FD;
20             10'ha : data = 14'h01A2;
21             10'hb : data = 14'h07A1;
22             10'hc : data = 14'h0BA3;
23             10'hd : data = 14'h33F6;
24             10'he : data = 14'h33F1;
25             10'hf : data = 14'h0008;
26             10'h10 : data = 14'h3400;
27             10'h11 : data = 14'h3400;
28             default: data = 14'h0;
29         endcase
30     end
31
32     assign Rom_data_out = data;
33
34 endmodule
```

✧ wave.do

```
simulation > modelsim > wave.do
1  onerror {resume}
2  quietly WaveActivateNextPane {} 0
3
4  #add wave -noupdate -divider {TOP LEVEL INPUTS}
5
6  #add wave -noupdate -format Logic /testbench/clock
7  #add wave -noupdate -format Logic /testbench/rst
8
9
10
11  add wave -noupdate -divider {adder}
12
13  add wave -noupdate -format logic /testbench/hw_1212_1/reset
14  add wave -noupdate -format logic /testbench/hw_1212_1/clock
15  add wave -noupdate -format Literal -radix Unsigned /testbench/hw_1212_1/ram/ram\[33\] # 0x21 = 33
16  add wave -noupdate -format Literal -radix Unsigned /testbench/hw_1212_1/ram/ram\[34\]
17  add wave -noupdate -format Literal -radix Hexadecimal /testbench/hw_1212_1/ram/ram\[33\]
18  add wave -noupdate -format Literal -radix Hexadecimal /testbench/hw_1212_1/ram/ram\[34\]
```

◇ 組合語言

```

C:\Users\Chia-Yu Wang\Desktop\Computer-System-Design\mplab\hw_1212_2.asm

#include <pl6f1826.inc>

min    equ 0x21
sec     equ 0x22
minCnt  equ 0x23
secCnt  equ 0x24

org 0x00

start  clrf min      ;// ram[min] = 0
       clrf sec      ;// ram[sec] = 0
       movlw .59     ;// w <= 59
       movwf minCnt   ;// ram[minCnt] = 59


loopMin movlw .59     ;// w <= 59
       movwf secCnt   ;// ram[secCnt] <= w -> ram[24] = 59
       movlw 1        ;// w <= 1 -> w = 1

loopSec addwf sec,1    ;// ram[sec] += w -> ram[22] = 1
       decfsz secCnt,1 ;// ram[secCnt]-- if = 0 skip -> ram[24] = 58
       bra loopSec    ;// 做59次 59,58,57....1 0不會做這行


       clrf sec
       addwf min,1     ;// ram[min] += w
       decfsz minCnt,1 ;// ram[minCnt]-- if = 0 skip -> ram[23] = 58
       bra loopMin
       bra start
       return
end

```

● 模擬結果與結果說明：



秒的計數



分的計數

0 比較長是因為 sec 59 結束後我讓他立刻歸 0，然後 min+1，之後去做初始化，所以 0 會拉得比較長。

上面 2 條是十進位的，下面是 16 進位~

● 結論與心得：

- ✎ 今天的東西不難，但是一看到作業要寫組合語言就好害怕 qq 不過不過好好的去研究一下會發現蠻簡單的 ww，可能是因為之前計算機組織課有好好上過，加上寫好多個禮拜的 cpu 指令，所以比較有那個概念，至少比大二上第一次學要好多了，也可能是因為進步了所以才比較好上手，如果段考要考的話，希望可以提供每個指令在做甚麼，指令太多了，每次寫前都要一直翻 ptt，如果考試沒有 ppt 會很慘 qq。
- ✎ 今天學到最多的真的是組合語言怎麼寫，怎麼有技巧的寫，我一直想把他寫短，但是如果寫很短波形圖會很醜，因為雖然結果一樣，但是中間 clk 的數量有差，所以我最後還是為了好讀懂，增加了很多可以刪掉的指令 qq 像是第二題，我是先 sec 歸 0 在 min+1，我原本其實是先+1 然後等到初始化在歸 0，但這樣波型圖就會出現 min = 1, sec = 59，這種在切換 clk 的問題...雖然我覺得不影響結果，但是怕被扣分，我還是改了 qq