

2022/11/28

實驗十

條件跳躍指令

姓名：王嘉羽 學號：00957116

班級：資工 3B

E-mail：vayne20011125@gmail.com

注意

1. 繳交時一律轉 PDF 檔
2. 繳交期限為
上完課後
當週五晚上 12 點前
3. 一人繳交一份
4. 檔名：學號_HW?.pdf
檔名請按照作業檔名格式進行填寫
未依照格式不予批改


● 實驗說明：

1. 如圖所示，設計一個架構實現條件跳躍指令
2. 輸入：clk, reset
3. 輸出：w_q[7:0]

請務必按照規定的 input 及 output 來做

請建一個 MPLAB 專案，打入下方給的組合語言 code，BUILD 並生成 HEX 檔，再將 HEX 轉成 Program_Rom，模擬結果請參考下方的圖

● 系統硬體架構方塊圖（接線圖）：



架構圖

```

#include <pl6Lfl826.inc> ; Include file locate at defu
;


temp      equ 0x25
templ     equ 0x24
;*****
;          Program start          *
;*****

          org      0x00          ; reset vector
          movlw    03             ;w=3
          movwf    temp          ;ram[25]=3
          movlw    01             ;w=1;
          movwf    templ         ;ram[24]=1

loop      incf     templ,1        ;ram[24]++
          decfsz   temp,1        ;if (ram[25]!=0) ram[25]--
          goto     loop          ;goto前兩行程式位址
          movf     templ,0       ;w=ram[24]
          bcf      templ,2       ;ram[24]=0;
          bsf      temp,3        ;ram[25]=8;
          btfsc    temp,3
          btfss    temp,3
          movf     templ,0
          movf     temp,0
          goto     $             ;stop
          end

```

組合語言



模擬結果

● 系統架構程式碼、測試資料程式碼與程式碼說明

截圖請善用 win+shift+S

◆ hw_1128.sv

```

design > E hw_1128.sv
1 `timescale 1ns/10ps
2 module hw_1128(
3     input clk,
4     input reset,
5     output logic [7:0] w_q
6 );
7     logic [10:0] pc_next, pc_q, mar_q;
8     logic load_pc, load_mar, load_ir_q, load_w; //load線
9     logic [13:0] Rom_out, ir_q;
10    logic reset_ir_q;
11    logic ram_en;
12    logic [2:0] ps,ns;
13    logic [3:0] op;
14    logic [7:0] alu_q, mux_out, ram_out, databus, RAM_mux, bcf_mux, bs
15    logic [1:0] sel_RAM_mux;
16    logic sel_alu, sel_pc, sel_bus; //選擇線
17    logic [2:0] sel_bit;
18
19    //-----sel_pc-----
20    always_comb //下一條指令
21    begin
22        if(sel_pc) pc_next = ir_q[10:0];
23        else pc_next = pc_q + 1;
24    end
25
26    always_ff @(posedge clk) //有load信號·再讀取
27    begin
28        if(reset)
29            pc_q <= #1 0;
30        else if(load_pc)
31            pc_q <= #1 pc_next;
32    end
33
34    //-----mar-----
35    always_ff @(posedge clk)
36    begin
37        if(load_mar)
38            mar_q <= #1 pc_q;
39    end
40
41    //-----ROM-----
42    Program_Rom rom(Rom_out,mar_q);
43
44    //-----IR-----
45    always_ff @(posedge clk)
46    begin
47        if(reset_ir_q)
48            ir_q <= #1 0;
49        else if(load_ir_q)
50            ir_q <= #1 Rom_out;
51    end
52
53    //-----load_w-----
54    always_ff @(posedge clk)
55    begin
56        if(reset)
57            w_q <= #1 0;
58        else if(load_w)
59            w_q <= #1 alu_q;
60    end
61
62    //-----ram-----
63    single_port_ram_128x8 ram(databus,ir_q[6:0],ram_en,clk,ram_out);

```

```

64 //-----sel_alu-----
65 always_comb
66 begin
67     if(sel_alu == 0) mux_out = ir_q[7:0];
68     else mux_out = RAM_mux[7:0];
69 end
70
71 //-----sel_bus-----
72 always_comb
73 begin
74     if(sel_bus == 0) databus = alu_q;
75     else databus = w_q;
76 end
77
78 //-----ram_mux-----
79 always_comb
80 begin
81     case(sel_RAM_mux)
82     0: RAM_mux = ram_out;
83     1: RAM_mux = bcf_mux;
84     2: RAM_mux = bsf_mux;
85     endcase
86 end
87
88 //-----BCF_mux-----
89 always_comb
90 begin
91     case(sel_bit)
92     3'b000: bcf_mux = ram_out & 8'b1111_1110;
93     3'b001: bcf_mux = ram_out & 8'b1111_1101;
94     3'b010: bcf_mux = ram_out & 8'b1111_1011;
95     3'b011: bcf_mux = ram_out & 8'b1111_0111;
96     3'b100: bcf_mux = ram_out & 8'b1110_1111;
97     3'b101: bcf_mux = ram_out & 8'b1101_1111;
98     3'b110: bcf_mux = ram_out & 8'b1011_1111;
99     3'b111: bcf_mux = ram_out & 8'b0111_1111;
100    endcase
101 end
102
103 //-----BSF_mux-----
104 always_comb
105 begin
106     case(sel_bit)
107     3'b000: bsf_mux = ram_out | 8'b0000_0001;
108     3'b001: bsf_mux = ram_out | 8'b0000_0010;
109     3'b010: bsf_mux = ram_out | 8'b0000_0100;
110     3'b011: bsf_mux = ram_out | 8'b0000_1000;
111     3'b100: bsf_mux = ram_out | 8'b0001_0000;
112     3'b101: bsf_mux = ram_out | 8'b0010_0000;
113     3'b110: bsf_mux = ram_out | 8'b0100_0000;
114     3'b111: bsf_mux = ram_out | 8'b1000_0000;
115    endcase
116 end
117
118 //-----controller-----
119 //解码指令
120 assign MOV_LW = (ir_q[13:8] == 6'b110000);
121 assign ADD_LW = (ir_q[13:8] == 6'b111110);
122 assign SUB_LW = (ir_q[13:8] == 6'b111100);
123 assign AND_LW = (ir_q[13:8] == 6'b111001);
124 assign IOR_LW = (ir_q[13:8] == 6'b111000);
125 assign XOR_LW = (ir_q[13:8] == 6'b111010);
126
127 assign d = ir_q[7];
128

```

```

129 assign ADDWF = (ir_q[13:8] == 6'b000111);
130 assign ANDWF = (ir_q[13:8] == 6'b000101);
131 assign CLRF = (ir_q[13:8] == 6'b000001);
132 assign CLRW = (ir_q[13:8] == 6'b000001);
133 assign COMF = (ir_q[13:8] == 6'b001001);
134 assign DECF = (ir_q[13:8] == 6'b000011);
135 assign GOTO = (ir_q[13:11] == 3'b101);
136
137 assign INCF = (ir_q[13:8] == 6'b001010);
138 assign IORWF = (ir_q[13:8] == 6'b000100);
139 assign MOVF = (ir_q[13:8] == 6'b001000);
140 assign MOVWF = (ir_q[13:8] == 6'b000000);
141 assign SUBWF = (ir_q[13:8] == 6'b000010);
142 assign XORWF = (ir_q[13:8] == 6'b000110);
143
144 assign BCF = (ir_q[13:10] == 4'b0100);
145 assign BSF = (ir_q[13:10] == 4'b0101);
146 assign BTFSC = (ir_q[13:10] == 4'b0110);
147 assign BTFSS = (ir_q[13:10] == 4'b0111);
148 assign DECFSZ = (ir_q[13:8] == 6'b001011);
149 assign INCFSZ = (ir_q[13:8] == 6'b001111);
150
151 assign sel_bit = ir_q[9:7];
152 assign btfsc_skip_bit = (ram_out[ir_q[9:7]] == 0);
153 assign btfss_skip_bit = (ram_out[ir_q[9:7]] == 1);
154 assign btfsc_btfss_skip_bit = (BTFSC & btfsc_skip_bit) | (BTFSS & btfss_skip_bit);
155 assign aluout_zero = (alu_q == 0);
156 //-----alu----- 用op决定计算结果
157 always_comb
158 begin
159     if(reset)
160         alu_q <= #1 0;
161     else
162         begin
163             case(op)
164                 0: alu_q = mux_out + w_q;
165                 1: alu_q = mux_out - w_q;
166                 2: alu_q = mux_out & w_q;
167                 3: alu_q = mux_out | w_q;
168                 4: alu_q = mux_out ^ w_q;
169                 5: alu_q = mux_out;
170                 6: alu_q = mux_out + 1;
171                 7: alu_q = mux_out - 1;
172                 8: alu_q = 0;
173                 9: alu_q = ~mux_out;
174                 default: alu_q = mux_out + w_q;
175             endcase
176         end
177 end
178
179 //-----fsm----- 有限状态机
180 parameter T0 = 0;
181 parameter T1 = 1;
182 parameter T2 = 2;
183 parameter T3 = 3;
184 parameter T4 = 4;
185 parameter T5 = 5;
186 parameter T6 = 6;
187
188 always_ff @(posedge clk)
189 begin
190     if(reset) ps <= #1 0;
191     else ps <= #1 ns;
192 end
193

```

```

195 always_comb
196 begin
197     load_mar = 0;
198     load_pc = 0;
199     reset_ir_q = 0;
200     load_ir_q = 0;
201     load_w = 0;
202     sel_pc = 0;
203     sel_alu = 0;
204     sel_bus = 0;
205     ram_en = 0;
206     sel_RAM_mux = 0;
207     ns = 0;
208     case(ps)
209     T0: //初始化r_q
210         begin
211             reset_ir_q = 1;
212             ns = T1;
213         end
214     T1:
215         begin
216             load_mar = 1; //load mar
217             ns = T2;
218         end
219     T2:
220         begin
221             load_pc = 1; //load pc
222             ns = T3;
223         end
224     T3:
225         begin //load ir_q
226             load_ir_q = 1;
227             ns = T4;
228         end
229     T4: //load w
230         begin
231             if(MOVLW) op = 5;
232             else if(ADDLW) op = 0;
233             else if(SUBLW) op = 1;
234             else if(ANDLW) op = 2;
235             else if(IORLW) op = 3;
236             else if(XORLW) op = 4;
237
238             else if(ADDWF) op = 0;
239             else if(ANDWF) op = 2;
240             else if(CLRF) op = 8;
241             else if(CLRW) op = 8;
242             else if(COMF) op = 9;
243             else if(DECf) op = 7;
244
245             else if(INCF) op = 6;
246             else if(IORWF) op = 3;
247             else if(MOVF) op = 5;
248             else if(SUBWF) op = 1;
249             else if(XORWF) op = 4;
250
251             else if(BCF || BSF) op = 5;
252             else if(DECFSZ) op = 7;
253             else if(INCFSZ) op = 6;
254             else op = 10;
255         end
256     endcase
257 end

```



```

259
260     if(GOTO)
261     begin
262         sel_pc = 1;
263         load_pc = 1;
264     end
265     else if(ADDF || ANDWF || INCF || IORWF || MOVF || SUBWF || XORWF)
266     begin
267         sel_alu = 1;
268         if(d==0) load_w = 1;
269         else ram_en = 1;
270     end
271     else if(CLRWF) ram_en = 1;
272     else if(CLRWF) load_w = 1;
273     else if(COMF || DECF)
274     begin
275         sel_alu = 1;
276         ram_en = 1;
277     end
278     else if(MOVWF)
279     begin
280         sel_bus = 1;
281         ram_en = 1;
282     end
283     else if(BCF || BSF)
284     begin
285         sel_alu = 1;
286         if(BCF) sel_RAM_mux = 1; //BCF = 1,BSF = 2
287         else sel_RAM_mux = 2;
288         ram_en = 1;
289     end
290     else if(BTFSC || BTFSS)
291     begin
292         if(btfsc_btfss_skip_bit) load_pc = 1;
293     end
294     else if(DECFSZ || INCFSSZ)
295     begin
296         sel_alu = 1;
297         if(d == 0) load_w = 1;
298         else ram_en = 1;
299
300         if(aluout_zero) load_pc = 1;
301     end
302     else
303         load_w = 1;
304
305     ns = T5;
306 end
307
308 T5: //空状态
309 begin
310     ns = T6;
311 end
312 T6:
313 begin
314     ns = T1;
315 end
316 endcase
317 end
318 endmodule

```

◆ Program_Rom.sv

```

design > Program_Rom.sv
1 module Program_Rom(
2     output logic [13:0] Rom_data_out,
3     input [10:0] Rom_addr_in
4 );
5     logic [13:0] data;
6     always_comb
7     begin
8         case (Rom_addr_in)
9             10'h0 : data = 14'h3003;
10            10'h1 : data = 14'h00A5;
11            10'h2 : data = 14'h3001;
12            10'h3 : data = 14'h00A4;
13            10'h4 : data = 14'h0AA4;
14            10'h5 : data = 14'h0BA5;
15            10'h6 : data = 14'h2804;
16            10'h7 : data = 14'h0824;
17            10'h8 : data = 14'h1124;
18            10'h9 : data = 14'h15A5;
19            10'ha : data = 14'h19A5;
20            10'hb : data = 14'h1DA5;
21            10'hc : data = 14'h0824;
22            10'hd : data = 14'h0825;
23            10'he : data = 14'h280E;
24            10'hf : data = 14'h3400;
25            10'h10 : data = 14'h3400;
26            default: data = 14'h0;
27        endcase
28    end
29    assign Rom_data_out = data;
30 endmodule

```

◆ single_port_ram_128x8.sv


```

design/hw_1128.sv design/Program_Rom.sv Compilation Report - mcu design/single_port_ram_128
1 module single_port_ram_128x8(
2     input [7:0]data,
3     input [6:0]addr,
4     input ram_en,
5     input clk,
6     output logic [7:0] q
7 );
8 // Declare the RAM variable
9 //reg [DATA_WIDTH-1:0] ram[2**ADDR_WIDTH-1:0];
10 logic [7:0] ram[127:0];
11
12 always_ff @(posedge clk)
13 begin
14     // Write
15     if (ram_en)
16         ram[addr] <= data;
17     end
18
19 // Continuous assignment implies read returns NEW data.
20 // This is the natural behavior of the TriMatrix memory
21 // blocks in Single Port mode.
22
23 assign q = ram[addr];
24 endmodule

```

◆ testbench.do

```

simulation > tb > testbench.sv
1 `timescale 1ns/10ps
2 module testbench;
3
4     logic reset;           //重置
5     logic clk;             //時脈
6     logic [7:0] w_q;        //輸出
7
8     hw_1128 hw_1128_1(
9         .reset(reset), //()內的變數為tb的變數，"."後面為hw_1128.sv的變數，將2者對應起來
10        .clk(clk),
11        .w_q(w_q)
12    );
13
14    always #10 clk = ~clk;
15
16    initial begin
17        reset = 1; clk = 0; //一開始先reset，將時脈歸0
18        #15 reset = 0;
19        #4000 $stop;
20    end
21 endmodule

```

◆ sim.do

```

simulation > modelsim > sim.do
1 vsim -voptargs=+acc work.testbench
2 view structure wave signals
3
4 do wave.do
5
6 log -r *
7 run -all

```

◆ wave.do

```

simulation > modelsim > wave.do
5
6 #add wave -noupdate -format Logic /testbench/clk
7 #add wave -noupdate -format Logic /testbench/rst
8
9
10
11 add wave -noupdate -divider {adder}
12
13 add wave -noupdate -format logic /testbench/hw_1128_1/reset
14 add wave -noupdate -format logic /testbench/hw_1128_1/clk
15 add wave -noupdate -format Literal -radix Hexadecimal /testbench/hw_1128_1/w_q
16 add wave -noupdate -format Literal -radix Hexadecimal /testbench/hw_1128_1/ram/ram[37]
17 add wave -noupdate -format Literal -radix Hexadecimal /testbench/hw_1128_1/ram/ram[36]

```

◆ compile.do

```

simulation > modelsim > compile.do
1 #vlib work
2
3
4
5 # -----
6 vlog ../tb/testbench.sv
7 vlog ../design/hw_1128.sv
8 vlog ../design/Program_Rom.sv
9 vlog ../design/single_port_ram_128x8.sv
10

```

● 模擬結果與結果說明：



和 ppt 結果相符合，助教上課也檢查過，應該是對的!

● 結論與心得：

- ✎ 這次的主題是跳躍指令，越來越複雜了。然後寫 code 過程也非常不順利，一直有錯，然後都找不太到，找到一個後發現又有其他的錯，最一開始我是錯在 bcf 和 bsf 的 mux，要 and 或是 or 沒有寫好。然後還有各式各樣的小錯誤，都讓我崩潰不已。不過很感謝助教，他在旁邊非常有耐心的陪我找錯誤，讓我再最後順順利利的成功跑出結果了!
- ✎ 這也讓我 know 程式碼應該要好好寫，不應該求短而省略很多，但可能是軟體寫習慣了，都有一些奇怪的寫法....。可能下次要寫這種大型 code 的時候要好好的寫架構，不要亂寫，不然 debug 真的好痛苦 qq