

2022/11/14

# 實驗八

## 暫存器定址

姓名：王嘉羽      學號：00957116

班級：資工 3B

E-mail：vayne20011125@gmail.com

# 注意

---


1. 繳交時一律轉 PDF 檔
2. 繳交期限為  
上完課後  
當週五晚上 12 點前
3. 一人繳交一份
4. 檔名：學號\_HW?.pdf  
檔名請按照作業檔名格式進行填寫  
未依照格式不予批改

## ● 實驗說明：

1. 如圖所示，設計一個架構實現暫存器定址的指令
2. 輸入：clk, reset
3. 輸出：w\_q[7:0]

下方有附 Rom 的截圖，請務必按照規定的 input 及 output 來做

## ● 系統硬體架構方塊圖（接線圖）：



架構圖

```

module Program_Rom(
    output logic [13:0] Rom_data_out,
    input [10:0] Rom_addr_in
);
//-----
    logic [13:0] data;

    always_comb
    begin
        case (Rom_addr_in)
            11'h0: data = 14'h01A5; //CLRF      ram[25]=0
            11'h1: data = 14'h0103; //CLRWF   w=0
            11'h2: data = 14'h3006; //MOVLW 6   w=6
            11'h3: data = 14'h07A5; //ADDLW 0x25,1 ram[25]=6
            11'h4: data = 14'h3005; //MOVLW 5   w=5
            11'h5: data = 14'h0725; //ADDWF 0x25,0 w=11
            11'h6: data = 14'h3E02; //ADDLW 2   w=13
            11'h7: data = 14'h05A5; //ANDWF 0x25,1 ram[25]=4
            11'h8: data = 14'h03A5; //DECF 0x25 ram[25]=3
            11'h9: data = 14'h09A5; //COMF 0x25 ram[25]=252
            11'ha: data = 14'h280A; //GOTO 8
            //這兩行為MPLAB清除暫存器的指令，不用管
            11'hb: data = 14'h3400;
            11'hc: data = 14'h3400;
            default: data = 14'h0;
        endcase
    end
    assign Rom_data_out = data;
endmodule

```

Program\_Rom

## ● 系統架構程式碼、測試資料程式碼與程式碼說明(.sv 檔及.do 檔都要截圖)

截圖請善用 win+shift+S

✧ hw\_1114.sv

```
1 |`timescale 1ns/10ps
2 |module hw_1114(
3 |    input clk,
4 |    input reset,
5 |    output logic [7:0] w_q
6 |);
7 |    logic [10:0] pc_next, pc_q, mar_q;
8 |    logic load_pc, load_mar, load_ir_q, load_w;
9 |    logic [13:0] Rom_out, ir_q;
10 |    logic reset_ir_q, ram_en;
11 |    logic [2:0] ps, ns;
12 |    logic [3:0] op;
13 |    logic [7:0] alu_q, mux_out, ram_out;
14 |    logic d;
15 |    logic sel_alu, sel_pc;
16 |    logic MOVLW;
17 |    logic ADDLW;
18 |    logic SUBLW;
19 |    logic ANDLW;
20 |    logic IORLW;
21 |    logic XORLW;
22 |    //-----pc-----
23 |    assign pc_next = pc_q + 1; //找到下一個指令
24 |
25 |    always_ff @(posedge clk) //有load信號，再讀取
26 |    begin
27 |        if(reset)
28 |            pc_q <= #1 0;
29 |        else if(load_pc)
30 |            pc_q <= #1 pc_next;
31 |    end
32 |
33 |    //-----mar-----
34 |    always_ff @(posedge clk)
35 |    begin
36 |        if(load_mar)
37 |            mar_q <= #1 pc_q;
38 |    end
39 |
40 |    //-----ROM-----
41 |    Program_Rom rom(Rom_out, mar_q);
42 |
43 |    //-----IR-----
44 |    always_ff @(posedge clk)
45 |    begin
46 |        if(reset_ir_q)
47 |            ir_q <= #1 0;
48 |        else if(load_ir_q)
49 |            ir_q <= #1 Rom_out;
50 |    end
```

```

52 //-----load_w-----
53 always_ff @(posedge clk)
54 begin
55     if(reset)
56         w_q <= #1 0;
57     else if(load_w)
58         w_q <= #1 alu_q;
59 end
60 //-----ram-----
61 single_port_ram_128x8 ram(alu_q, ir_q[6:0], ram_en, clk, ram_out);
62
63 //-----sel_alu-----
64 always_comb
65 begin
66     if(sel_alu == 0) mux_out = ir_q[7:0];
67     else mux_out = ram_out[7:0];
68 end
69
70 //-----controller-----
71 //解碼指令，並給op值
72 assign MOVLW = (ir_q[13:8] == 6'b110000);
73 assign ADDLW = (ir_q[13:8] == 6'b111110);
74 assign SUBLW = (ir_q[13:8] == 6'b111100);
75 assign ANDLW = (ir_q[13:8] == 6'b111001);
76 assign IORLW = (ir_q[13:8] == 6'b111000);
77 assign XORLW = (ir_q[13:8] == 6'b111010);
78
79 assign d = ir_q[7];
80
81 assign ADDWF = (ir_q[13:8] == 6'b000111);
82 assign ANDWF = (ir_q[13:8] == 6'b000101);
83 assign CLRF = (ir_q[13:8] == 6'b000001);
84 assign CLRW = (ir_q[13:8] == 6'b000001);
85 assign COMF = (ir_q[13:8] == 6'b001001);
86 assign DECF = (ir_q[13:8] == 6'b000011);
87 assign GOTO = (ir_q[13:11] == 3'b101);
88
89 always_comb
90 begin
91     if(reset)
92         op = 0;
93     else
94         begin
95             if(MOVLW) op = 5;
96             else if(ADDLW) op = 0;
97             else if(SUBLW) op = 1;
98             else if(ANDLW) op = 2;
99             else if(IORLW) op = 3;
100             else if(XORLW) op = 4;
101
102             else if(ADDWF) op = 0;
103             else if(ANDWF) op = 2;
104             else if(CLRF) op = 8;
105             else if(CLRW) op = 8;
106             else if(COMF) op = 9;
107             else if(DECF) op = 7;
108             else op = 10;
109         end
110     end
111
112 //-----alu----- 用op決定計算結果
113 always_comb
114 begin
115     if(reset)
116         alu_q <= #1 0;
117     else
118         begin
119             case(op)
120                 0: alu_q = mux_out + w_q;
121                 1: alu_q = mux_out - w_q;
122                 2: alu_q = mux_out & w_q;
123                 3: alu_q = mux_out | w_q;
124                 4: alu_q = mux_out ^ w_q;
125                 5: alu_q = mux_out;
126                 6: alu_q = mux_out + 1;
127                 7: alu_q = mux_out - 1;
128                 8: alu_q = 0;
129                 9: alu_q = ~mux_out;
130                 default: alu_q = mux_out + w_q;
131             endcase
132         end
133     end

```

```

136 //-----fsm----- 有限狀態機
137 parameter T0 = 0;
138 parameter T1 = 1;
139 parameter T2 = 2;
140 parameter T3 = 3;
141 parameter T4 = 4;
142 parameter T5 = 5;
143 parameter T6 = 6;
144
145 always_ff @(posedge clk)
146 begin
147     if(reset) ps <= #1 0;
148     else ps <= #1 ns;
149 end
150
151 always_comb
152 begin //初始化
153     load_mar = 0;
154     load_pc = 0;
155     reset_ir_q = 0;
156     load_ir_q = 0;
157     load_w = 0;
158     sel_pc = 0;
159     sel_alu = 0;
160     ram_en = 0;
161     ns = 0;
162     case(ps)
163     T0: //初始化ir_q
164         begin
165             reset_ir_q = 1;
166             ns = T1;
167         end
168     T1:
169         begin
170             load_mar = 1; //load mar
171             ns = T2;
172         end
173     T2:
174         begin
175             load_pc = 1; //load pc
176             ns = T3;
177         end
178     T3:
179         begin //load ir_q
180             load_ir_q = 1;
181             ns = T4;
182         end
183     T4: //load w
184         begin
185             if(GOTO)
186                 begin
187                     sel_pc = 1;
188                     load_pc = 1;
189                 end
190             else if(ADDWF || ANDWF)
191                 begin
192                     sel_alu = 1;
193                     if(d==0) load_w = 1;
194                     else ram_en = 1;
195                 end
196             else if(CLRF) ram_en = 1;
197             else if(CLRW) load_w = 1;
198             else if(COMF || DECF)
199                 begin
200                     sel_alu = 1;
201                     ram_en = 1;
202                 end
203             else
204                 load_w = 1;
205             ns = T5;
206         end
207     T5: //空狀態
208         begin
209             ns = T6;
210         end
211     T6:
212         begin
213             ns = T1;
214         end
215     endcase
216 end
217 endmodule

```

✧ testbench.sv



```

simulation > tb > testbench.sv
1  `timescale 1ns/10ps
2  module testbench;
3
4      logic reset;           //重置
5      logic clk;             //時脈
6      logic [7:0] w_q;       //輸出
7
8      hw_1114 hw_1114_1(
9          .reset(reset), //()內的變數為tb的變數，"."後面為hw_1107.sv的變數，將2者對應起來
10         .clk(clk),
11         .w_q(w_q)
12     );
13
14     always #10 clk = ~clk;
15
16     initial begin
17         reset = 1; clk = 0; //一開始先reset，將時脈歸0
18         #15 reset = 0;
19         #2000 $stop;
20     end
21 endmodule

```

## ✧ compile.do

```

simulation > modelsim > compile.do
1  #vlib work
2
3
4
5  # -----
6  vlog ../tb/testbench.sv
7  vlog ../../design/hw_1114.sv
8  vlog ../../design/Program_Rom.sv
9  vlog ../../design/single_port_ram_128x8.sv
10
11
12
13 # -----

```

## ✧ sim.do

```

simulation > modelsim > sim.do
1  vsim -voptargs=+acc work.testbench
2  view structure wave signals
3
4  do wave.do
5
6  log -r *
7  run -all

```

## ✧ wave.do

```

simulation > modelsim > wave.do
1  onerror {resume}
2  quietly WaveActivateNextPane {} 0
3
4  #add wave -noupdate -divider {TOP LEVEL INPUTS}
5
6  #add wave -noupdate -format Logic /testbench/clk
7  #add wave -noupdate -format Logic /testbench/rst
8
9
10
11 add wave -noupdate -divider {adder}
12
13 add wave -noupdate -format logic /testbench/hw_1114_1/reset
14 add wave -noupdate -format logic /testbench/hw_1114_1/clk
15 add wave -noupdate -format Literal -radix Unsigned /testbench/hw_1114_1/ps
16 add wave -noupdate -format Literal -radix Unsigned /testbench/hw_1114_1/pc_next
17 add wave -noupdate -format Literal -radix Unsigned /testbench/hw_1114_1/w_q
18 add wave -noupdate -format Literal -radix Unsigned /testbench/hw_1114_1/ram_out

```

## ✧ program\_Rom.sv

```

1 module Program_Rom(
2     output logic [13:0]Rom_data_out,
3     input [10:0]Rom_addr_in
4 );
5
6     logic [13:0] data;
7     always_comb
8     begin
9         case (Rom_addr_in)
10             11'h0: data = 14'h01A5;
11             11'h1: data = 14'h0103;
12             11'h2: data = 14'h3006;
13             11'h3: data = 14'h07A5;
14             11'h4: data = 14'h3005;
15             11'h5: data = 14'h0725;
16             11'h6: data = 14'h3E02;
17             11'h7: data = 14'h05A5;
18             11'h8: data = 14'h03A5;
19             11'h9: data = 14'h09A5;
20             11'ha: data = 14'h280A;
21             11'hb: data = 14'h3400;
22             11'hc: data = 14'h3400;
23             default: data = 14'h0;
24         endcase
25     end
26     assign Rom_data_out = data;
27 endmodule

```


### ✧ single\_port\_ram\_128x8.sv

```

1 module single_port_ram_128x8(
2     input [7:0]data,
3     input [6:0]addr,
4     input ram_en,
5     input clk,
6     output logic [7:0] q
7 );
8     // Declare the RAM variable
9     //reg [DATA_WIDTH-1:0] ram[2**ADDR_WIDTH-1:0];
10    logic [7:0] ram[127:0];
11
12    always_ff @(posedge clk)
13    begin
14        // Write
15        if (ram_en)
16            ram[addr] <= data;
17    end
18
19    // Continuous assignment implies read returns NEW data.
20    // This is the natural behavior of the TriMatrix memory
21    // blocks in Single Port mode.
22
23    assign q = ram[addr];
24 endmodule

```

### ● 模擬結果與結果說明：



### ● 結論與心得：

經過這次的作業我好像稍微了解之前計算機組織課在教的東西，就是組合語言的 r,i,j-format 指令，每一個的格式都不一樣，以前還不懂為甚麼要分格式，現在懂了!也大致了解每個在表達的東西!這次收穫良多!

不過這次在實作上也遇到奇怪問題，一開始可以編譯，然後過一下他突然不能編譯了!!不過後來發現是 if 後面要寫一個 else，不然他會不讓我過 qq