

注意

1. 繳交時一律轉 PDF 檔
2. 一人繳交一份
3. 檔名：學號_HW?.pdf
檔名請按照作業檔名格式進行填寫
未依照格式不予批改

2022/12/24

實驗十五

PIPELINE

姓名：王嘉羽 學號：00957116

班級：資工 3B

E-mail：vayne20011125@gmail.com

2022/12/24

● 實驗說明：

將 PIC MCU 改成 pipeline 的架構後執行以下測試檔。

PIPELINE 測試程式 1:

```
#include <pl6Lf1826.inc> ; Include file 1
;

temp equ 0x25
;*****
; Program start *
;*****
org 0x00 ; reset vector

loop clrw
     clrf temp
     movlw .1
     addlw .2
     sublw .3
     movlw .10
     movwf temp
     incf temp,1
     subwf temp,0
     bcf temp,3
     btfsc temp,3
     btfsc temp,1
     brw
     nop
     lslf temp,1
     lsrw temp,0
     goto loop

end
```


PIPELINE 測試程式 2:

```
#include <pl6Lf1826.inc> ; Include file 1
;

temp equ 0x25
;*****
; Program start *
;*****
org 0x00 ; reset vector

movlw .1
movlw .2
movlw .3
movlw .4
movlw .5
call first
movlw .6
movlw .7
goto $
first movlw .8
      movlw .9
      return
end
```

● 系統硬體架構方塊圖（接線圖）：



架構圖

● 系統架構程式碼、測試資料程式碼與程式碼說明

截圖請善用 win+shift+S

✧ hw_1219.sv

```
design > hw_1219.sv
1 `timescale 1ns/10ps
2 module hw_1219(
3     input clk,
4     input reset,
5     //output logic [7:0] port_b_out
6     output logic [7:0] w_q
7 );
8     //logic [7:0] w_q;
9     logic [7:0] port_b_out;
10    logic [10:0] pc_next, pc_q, mar_q, stack_q;
11    logic load_pc, load_mar, load_ir_q, load_w, load_port_b; //load線
12    logic [13:0] Rom_out, ir_q;
13    logic reset_ir_q;
14    logic ran_en;
15    logic [2:0] ps, ns;
16    logic [3:0] op;
17    logic [7:0] alu_q, mux_out, ran_out, databus, RAM_mux, bcf_mux, bsf_mux;
18    logic [1:0] sel_RAM_mux;
19    logic sel_alu, sel_bus; //結構線
20    logic [2:0] sel_bit, sel_pc;
21    logic [10:0] k;
22    logic push, pop;
23    logic [11:0] w_change, k_change;
24
25    //-----sel_pc-----
26    always_comb //下一個指令
27    begin
28        case(sel_pc)
29            0: pc_next = pc_q + 1;
30            1: pc_next = ir_q[10:0];
31            2: pc_next = stack_q[10:0];
32            3: pc_next = pc_q + k_change;
33            4: pc_next = pc_q + w_change;
34            default: pc_next = 0;
35        endcase
36    end
37
38    always_ff @(posedge clk) //有load信號，再讀取
39    begin
40        if(reset)
41            pc_q <= #1 0;
42        else if(load_pc)
43            pc_q <= #1 pc_next;
44    end
45
46    //-----mar-----
47    always_ff @(posedge clk)
48    begin
49        if(load_mar)
50            mar_q <= #1 pc_q;
51    end
52
53    //-----ROM-----
54    Program_Rom rom(Rom_out, mar_q);
55
56    //-----IR-----
57    always_ff @(posedge clk)
58    begin
59        if(reset_ir_q)
60            ir_q <= #1 0;
61        else if(load_ir_q)
62            ir_q <= #1 Rom_out;
63    end
64
65    //-----load_w-----
66    always_ff @(posedge clk)
67    begin
68        if(reset)
69            w_q <= #1 0;
70        else if(load_w)
71            w_q <= #1 alu_q;
72    end
73
74    //-----stack-----
75    Stack stack(stack_q, pc_q[10:0], push, pop, reset, clk);
76
77    //-----ran-----
78    single_port_ran_128x8 ram(databus, ir_q[6:0], ran_en, clk, ran_out);
79
80    //-----sel_alu-----
81    always_comb
```

```

81 begin
82     if(sel_alu == 0) mux_out = ir_q[7:0];
83     else mux_out = RAM_mux[7:0];
84 end
85
86 //-----sel_bus-----
87 always_comb
88 begin
89     if(sel_bus == 0) databus = alu_q;
90     else databus = w_q;
91 end
92
93 //-----port_b-----
94 always_ff @(posedge clk)
95     if(reset) port_b_out <= 0;
96     else if(load_port_b) port_b_out <= databus;
97
98 //-----ram_mux-----
99 always_comb
100 begin
101     case(sel_RAM_mux)
102     0: RAM_mux = ram_out;
103     1: RAM_mux = bcf_mux;
104     2: RAM_mux = bsf_mux;
105     endcase
106 end
107
108 //-----BCF_mux-----
109 always_comb
110 begin
111     case(sel_bit)
112     3'b000: bcf_mux = ram_out & 8'b1111_1110;
113     3'b001: bcf_mux = ram_out & 8'b1111_1101;
114     3'b010: bcf_mux = ram_out & 8'b1111_1011;
115     3'b011: bcf_mux = ram_out & 8'b1111_0111;
116     3'b100: bcf_mux = ram_out & 8'b1110_1111;
117     3'b101: bcf_mux = ram_out & 8'b1101_1111;
118     3'b110: bcf_mux = ram_out & 8'b1011_1111;
119     3'b111: bcf_mux = ram_out & 8'b0111_1111;
120     endcase
121 end
122
123 //-----BSF_mux-----
124 always_comb
125 begin
126     case(sel_bit)
127     3'b000: bsf_mux = ram_out | 8'b0000_0001;
128     3'b001: bsf_mux = ram_out | 8'b0000_0010;
129     3'b010: bsf_mux = ram_out | 8'b0000_0100;
130     3'b011: bsf_mux = ram_out | 8'b0000_1000;
131     3'b100: bsf_mux = ram_out | 8'b0001_0000;
132     3'b101: bsf_mux = ram_out | 8'b0010_0000;
133     3'b110: bsf_mux = ram_out | 8'b0100_0000;
134     3'b111: bsf_mux = ram_out | 8'b1000_0000;
135     endcase
136 end
137
138 //-----controller-----
139 //解碼指令
140 assign MOVLW = (ir_q[13:8] == 6'b110000); // m <- k    MOVLW k
141 assign ADDLW = (ir_q[13:8] == 6'b111110); // m <- k+w  ADDLW k
142 assign SUBLW = (ir_q[13:8] == 6'b111100); // m <- k-w  SUBLW k
143 assign ANDLW = (ir_q[13:8] == 6'b111001); // m <- k&w  ANDLW k
144 assign IORLW = (ir_q[13:8] == 6'b111000); // m <- k|w  IORLW k
145 assign XORLW = (ir_q[13:8] == 6'b111010); // m <- k^w  XORLW k
146
147 assign d = ir_q[7];
148
149 assign ADDWF = (ir_q[13:8] == 6'b000111); // d=0: m <- w+f, d=1: f <- w+f  ADDWF f,d
150 assign ANDWF = (ir_q[13:8] == 6'b000101); // d=0: m <- w&f, d=1: f <- w&f  ANDWF f,d
151 assign CLRF = (ir_q[13:7] == 7'b0000011); // f <- 0    CLRF f
152 assign CLRW = (ir_q[13:2] == 12'b000001000000); // w <- 0    CLRW
153 assign COMF = (ir_q[13:8] == 6'b001001); // f <- ~f    COMF f,d
154 assign DECF = (ir_q[13:8] == 6'b000011); // f <- f-1  DECF f,d
155 assign GOTO = (ir_q[13:11] == 3'b101); //跳到指定指令  GOTO f
156
157 assign INCF = (ir_q[13:8] == 6'b001010); // f<-f+1    INCF f,d
158 assign IORWF = (ir_q[13:8] == 6'b000100); // d=0: w <- w|f, d=1: f <- w|f  IORWF f,d
159 assign MOVF = (ir_q[13:8] == 6'b001000); // d=0: w <- f, d=1: f <- f  MOVF f,d
160 assign MOVWF = (ir_q[13:7] == 7'b0000001); // f <- w    MOVWF f

```



```

161 assign SUBWF = (ir_q[13:8] == 6'b000010); // d=0: w <- f-w, d=1: f <- f-w SUBWF f,d
162 assign XORWF = (ir_q[13:8] == 6'b000110); // d=0: w <- w^f, d=1: f <- w^f XORWF f,d
163
164 assign BCF = (ir_q[13:10] == 4'b0100); // bit clear f BCF f,b
165 assign BSF = (ir_q[13:10] == 4'b0101); // bit set f BSF f,b
166 assign BTFSC = (ir_q[13:10] == 4'b0110); // bit test f, skip if clear BTFSC f,b
167 assign BTFSS = (ir_q[13:10] == 4'b0111); // bit test f, skip if set BTFSS f,b
168 assign DECFSZ = (ir_q[13:8] == 6'b001011); // f--,skip if f = 0 DECFSZ f,d
169 assign INCFSZ = (ir_q[13:8] == 6'b001111); // f++,skip if f = 0 INCFSZ f,d
170
171 assign sel_bit = ir_q[9:7];
172 assign btfs_skip_bit = (ram_out[ir_q[9:7]] == 0);
173 assign btfs_skip_bit = (ram_out[ir_q[9:7]] == 1);
174 assign btfs_btfs_skip_bit = (BTFSC & btfs_skip_bit) | (BTFSS & btfs_skip_bit);
175 assign aluout_zero = (alu_q == 0);
176
177 assign addr_port_b = (ir_q[6:0] == 7'hdd);
178
179 assign ASRF = (ir_q[13:8] == 6'b110111); //右移 左端 mux_out[7] ASRF f,d
180 assign LSLF = (ir_q[13:8] == 6'b110101); //左移 右端 LSLF f,d
181 assign LSRF = (ir_q[13:8] == 6'b110110); //右移 左端 LSRF f,d
182 assign RLF = (ir_q[13:8] == 6'b001101); //左旋轉 RLF f,d
183 assign RRF = (ir_q[13:8] == 6'b001100); //右旋轉 RRF f,d
184 assign SWAPF = (ir_q[13:8] == 6'b001110); //mux_out[3:0],mux_out[7:4] SWAPF f,d
185
186 assign CALL = (ir_q[13:11] == 3'b100); //CALL k
187 assign RETURN = (ir_q == 14'b00000000001000); //RETURN
188
189 assign BRA = (ir_q[13:9] == 5'b11001); //相對位置跳躍 BRA k
190 assign BRW = (ir_q == 14'b00000000001011);
191 assign NOP = (ir_q == 0);
192
193 assign w_change = {3'b0,w_q} - 1;
194 assign k_change = {ir_q[8],ir_q[8],ir_q[8:0]} - 1;
195
196 //-----alu----- 用op決定計算結果
197 always_comb
198 begin
199     if(reset)
200         alu_q <= #1 0;
201     else
202         begin
203             case(op)
204                 0: alu_q = mux_out + w_q;
205                 1: alu_q = mux_out - w_q;
206                 2: alu_q = mux_out & w_q;
207                 3: alu_q = mux_out | w_q;
208                 4: alu_q = mux_out ^ w_q;
209                 5: alu_q = mux_out;
210                 6: alu_q = mux_out + 1;
211                 7: alu_q = mux_out - 1;
212                 8: alu_q = 0;
213                 9: alu_q = ~mux_out;
214                 4'ha: alu_q = {mux_out[7],mux_out[7:1]}; //右移 左端 mux_out[7]
215                 4'hb: alu_q = {mux_out[6:0],1'b0}; //左移 右端
216                 4'hc: alu_q = {1'b0,mux_out[7:1]}; //右移 左端
217                 4'hd: alu_q = {mux_out[6:0],mux_out[7]}; //左旋轉
218                 4'he: alu_q = {mux_out[0],mux_out[7:1]}; //右旋轉
219                 4'hf: alu_q = {mux_out[3:0],mux_out[7:4]};
220                 default: alu_q = mux_out + w_q;
221             endcase
222         end
223     end
224
225 //-----fsm----- 有限狀態機
226 parameter T0 = 0;
227 parameter T1 = 1;
228 parameter T2 = 2;
229 parameter T3 = 3;
230 parameter T4 = 4;
231 parameter T5 = 5;
232 parameter T6 = 6;
233
234
235 always_ff @(posedge clk)
236 begin
237     if(reset) ps <= #1 0;
238     else ps <= #1 ns;
239 end
240

```

```

241 always_comb
242 begin //初始化
243     op = 0;
244     load_mar = 0;
245     load_pc = 0;
246     reset_ir_q = 0;
247     load_ir_q = 0;
248     load_w = 0;
249     sel_pc = 0;
250     sel_alu = 0;
251     sel_bus = 0;
252     ram_en = 0;
253     sel_RAM_mux = 0;
254     load_port_b = 0;
255     push = 0;
256     pop = 0;
257     ns = 0;
258     case(ps)
259     T0: //初始化r_q
260         begin
261             reset_ir_q = 1;
262             ns = T1;
263         end
264
265     T1:
266         begin
267             load_mar = 1; //load mar
268             ns = T2;
269         end
270
271     T2:
272         begin
273             load_pc = 1; //load pc
274             ns = T3;
275         end
276
277     T3:
278         begin //load ir_q
279             load_ir_q = 1;
280             ns = T4;
281         end
282
283     T4: //load w
284         begin
285
286             load_mar = 1; //fetch(T1)
287             sel_pc = 0;
288             load_pc = 1;
289
290             if(MOVLW) op = 5;
291             else if(ADDLW) op = 0;
292             else if(SUBLW) op = 1;
293             else if(ANDLW) op = 2;
294             else if(IORLW) op = 3;
295             else if(XORLW) op = 4;
296
297             else if(ADDWF) op = 0;
298             else if(ANDWF) op = 2;
299             else if(CLRWF) op = 8;
300             else if(CLRW) op = 8;
301             else if(COMF) op = 9;
302             else if(DECF) op = 7;
303
304             else if(INCF) op = 6;
305             else if(IORWF) op = 3;
306             else if(MOVF) op = 5;
307             else if(SUBWF) op = 1;
308             else if(XORWF) op = 4;
309
310             else if(BCF || BSF) op = 5;
311
312             else if(ASRF) op = 4'hA;
313             else if(LSLF) op = 4'hB;
314             else if(LSRF) op = 4'hC;
315             else if(RLF) op = 4'hD;
316             else if(RRF) op = 4'hE;
317             else if(SWAPF) op = 4'hF;
318             else op = 0;
319
320             if(MOVLW || ADDLW || SUBLW || ANDLW || IORLW || XORLW)

```

```

321     load_w = 1;
322     else if(ADDWF || ANDWF || INCF || IORWF || MOVF || SUBWF || XORWF)
323     begin
324         sel_alu = 1;
325         if(d==0) load_w = 1;
326         else ram_en = 1;
327     end
328     else if(CLRF) ram_en = 1;
329     else if(CLRW) load_w = 1;
330     else if(COMF || DECF)
331     begin
332         sel_alu = 1;
333         ram_en = 1;
334     end
335     else if(MOVWF)
336     begin
337         sel_bus = 1;
338         if(addr_port_b == 1) load_port_b = 1;
339         else if(addr_port_b == 0) ram_en = 1;
340     end
341     else if(BCF || BSF)
342     begin
343         sel_alu = 1;
344         if(BCF) sel_RAM_mux = 1; //BCF = 1,BSF = 2
345         else sel_RAM_mux = 2;
346         ram_en = 1;
347     end
348     else if(ASRF || LSLF || LSRF || RLF || RRF || SWAPF)
349     begin
350         sel_alu = 1;
351         if(d == 0) load_w = 1;
352         else if(d == 1) ram_en = 1;
353     end
354     else if(CALL)
355     begin
356         push = 1;
357     end
358     else if(NOP)
359     begin
360     end
361     ns = T5;
362 end
363
364 T5: //空状态
365 begin
366     if(GOTO)
367     begin
368         sel_pc = 1;
369         load_pc = 1;
370     end
371     else if(RETURN)
372     begin
373         sel_pc = 2;
374         load_pc = 1;
375         pop = 1;
376     end
377     else if(CALL)
378     begin
379         sel_pc = 1;
380         load_pc = 1;
381     end
382     else if(BRA)
383     begin
384         load_pc = 1;
385         sel_pc = 3;
386     end
387     else if(BRW)
388     begin
389         load_pc = 1;
390         sel_pc = 4;
391     end
392     ns = T6;
393 end
394
395 T6:
396 begin
397     load_ir_q = 1; //fetch(t3)
398
399     if(DECFSZ) op = 7;
400     else if(INCFSZ) op = 6;
401
402     if(GOTO || CALL || RETURN || BRA || BRW)
403     begin
404         reset_ir_q = 1;
405     end
406     else if(DECFSZ || INCFSZ)
407     begin
408         sel_alu = 1;
409         if(d == 0) load_w = 1;
410         else ram_en = 1;
411
412         if(aluout_zero) reset_ir_q = 1;
413     end
414     else if(BTFSC || BTFSS)
415     begin
416         if(btfsc_btfss_skip_bit) reset_ir_q = 1;
417     end
418     ns = T4;
419 end
420 endcase
421 end
422 endmodule

```


✧ Stack.sv

```
design > Stack.sv
1  module Stack(
2      output logic [10:0] stack_out,
3      input [10:0] stack_in,
4      input push,
5      input pop,
6      input reset,
7      input clk
8  );
9      //-----
10     logic [3:0] stk_ptr;
11     logic [10:0] stack [15:0];
12     //logic [10:0] stack_out;
13     logic [3:0] stk_index;
14
15     //-----
16     assign stk_index = stk_ptr + 1;
17     assign stack_out = stack[stk_ptr];
18
19     //-----
20     always_ff @(posedge clk)
21     begin
22         if(reset)
23             stk_ptr <= 4'b1111;
24
25         else if(push)
26         begin
27             stack[stk_index] <= stack_in;
28             stk_ptr <= stk_ptr + 1;
29         end
30
31         else if (pop)
32             stk_ptr <= stk_ptr - 1;
33     end
34
35 endmodule
```

✧ Program_Rom.sv

(測試程式 1:)

```
design > Program_Rom.sv
1  module Program_Rom(
2      output logic [13:0] Rom_data_out,
3      input [10:0] Rom_addr_in
4  );
5
6      logic [13:0] data;
7      always_comb
8      begin
9          case (Rom_addr_in)
10             10'h0 : data = 14'h0103;
11             10'h1 : data = 14'h01A5;
12             10'h2 : data = 14'h3001;
13             10'h3 : data = 14'h3E02;
14             10'h4 : data = 14'h3C03;
15             10'h5 : data = 14'h300A;
16             10'h6 : data = 14'h00A5;
17             10'h7 : data = 14'h0AA5;
18             10'h8 : data = 14'h0225;
19             10'h9 : data = 14'h11A5;
20             10'ha : data = 14'h19A5;
21             10'hb : data = 14'h18A5;
22             10'hc : data = 14'h000B;
23             10'hd : data = 14'h0000;
24             10'he : data = 14'h35A5;
25             10'hf : data = 14'h3625;
26             10'h10 : data = 14'h2800;
27             10'h11 : data = 14'h3400;
28             10'h12 : data = 14'h3400;
29             default: data = 14'h0;
30         endcase
31     end
32
33     assign Rom_data_out = data;
34
35 endmodule
```

(測試程式 2:)

```
design > Program_Rom.sv
1  module Program_Rom(
2      output logic [13:0] Rom_data_out,
3      input [10:0] Rom_addr_in
4  );
5
6      logic [13:0] data;
7      always_comb
8      begin
9          case (Rom_addr_in)
10             10'h0 : data = 14'h3001;
11             10'h1 : data = 14'h3002;
12             10'h2 : data = 14'h3003;
13             10'h3 : data = 14'h3004;
14             10'h4 : data = 14'h3005;
15             10'h5 : data = 14'h2009;
16             10'h6 : data = 14'h3006;
17             10'h7 : data = 14'h3007;
18             10'h8 : data = 14'h2808;
19             10'h9 : data = 14'h3008;
20             10'ha : data = 14'h3009;
21             10'hb : data = 14'h0008;
22             10'hc : data = 14'h3400;
23             10'hd : data = 14'h3400;
24             default: data = 14'h0;
25          endcase
26      end
27
28      assign Rom_data_out = data;
29
30  endmodule
```

✧ single_port_ram_128x8.sv

```
1 module single_port_ram_128x8(
2     input [7:0] data,
3     input [6:0] addr,
4     input ram_en,
5     input clk,
6     output logic [7:0] q
7 );
8 // Declare the RAM variable
9 //reg [DATA_WIDTH-1:0] ram[2**ADDR_WIDTH-1:0];
10 logic [7:0] ram[127:0];
11
12 always_ff @(posedge clk)
13 begin
14     // Write
15     if (ram_en)
16         ram[addr] <= data;
17 end
18
19 // Continuous assignment implies read returns NEW data.
20 // This is the natural behavior of the TriMatrix memory
21 // blocks in Single Port mode.
22
23 assign q = ram[addr];
24 endmodule
```

✧ testbench.sv

```
simulation > tb > testbench.sv
1 `timescale 1ns/10ps
2 module testbench;
3
4     logic reset;           //重置
5     logic clk;             //時脈
6     logic [7:0] w_q;        //輸出
7
8     hw_1219 hw_1219_1[0];
9     .reset(reset), //()內的變數為tb的變數, "."後面為hw_1219.sv的變數, 將2者對應起來
10    .clk(clk),
11    .w_q(w_q)
12 ];
13
14 always #1 clk = ~clk;
15
16 initial begin
17     reset = 1; clk = 0; //一開始先reset, 將時脈歸0
18     #15 reset = 0;
19     #140000 $stop;
20 end
21 endmodule
```

✧ compile.do

```
simulation > modelsim > compile.do
1  #vlib work
2
3
4
5  # -----
6  vlog ../tb/testbench.sv
7  vlog ../../design/hw_1219.sv
8  vlog ../../design/Program_Rom.sv
9  vlog ../../design/single_port_ram_128x8.sv
10 vlog ../../design/Stack.sv
```

✧ wave.do

(測試程式 1:)

```
simulation > modelsim > wave.do
1  onerror {resume}
2  quietly WaveActivateNextPane {} 0
3
4  #add wave -noupdate -divider {TOP LEVEL INPUTS}
5
6  #add wave -noupdate -format Logic /testbench/clk
7  #add wave -noupdate -format Logic /testbench/rst
8
9
10
11 add wave -noupdate -divider {adder}
12
13 add wave -noupdate -format logic /testbench/hw_1219_1/reset
14 add wave -noupdate -format logic /testbench/hw_1219_1/clk
15 add wave -noupdate -format Literal -radix Unsigned /testbench/hw_1219_1/ps
16 add wave -noupdate -format Literal -radix Unsigned /testbench/hw_1219_1/w_q
17 add wave -noupdate -format Literal -radix Unsigned /testbench/hw_1219_1/ram/ram\[37\]
```

(測試程式 2:)

```
simulation > modelsim > wave.do
1  onerror {resume}
2  quietly WaveActivateNextPane {} 0
3
4  #add wave -noupdate -divider {TOP LEVEL INPUTS}
5
6  #add wave -noupdate -format Logic /testbench/clk
7  #add wave -noupdate -format Logic /testbench/rst
8
9
10
11 add wave -noupdate -divider {adder}
12
13 add wave -noupdate -format logic /testbench/hw_1219_1/reset
14 add wave -noupdate -format logic /testbench/hw_1219_1/clk
15 add wave -noupdate -format Literal -radix Unsigned /testbench/hw_1219_1/ps
16 add wave -noupdate -format Literal -radix Unsigned /testbench/hw_1219_1/w_q
```

✧ sim.do

```
simulation > modelsim > sim.do
1  vsim -voptargs=+acc work.testbench
2  view structure wave signals
3
4  do wave.do
5
6  log -r *
7  run -all
```

✧ 組合語言程式碼

(測試程式 1:)

```
C:\...\pipeline_1219_1.asm

#include <pl6LF1826.inc>

temp equ 0x25

org 0x00

loop clrw
  clrf temp
  movlw .1
  addlw .2
  sublw .3
  movlw .10
  movwf temp
  incf temp,1
  subwf temp,0
  bcf temp,3
  btfsc temp,3
  btfsc temp,1
  brw
  nop
  lslf temp,1
  lsrw temp,0
  goto loop

end
```

(測試程式 2:)

```
C:\...\pipeline_1219_2.asm

#include <pl6LF1826.inc>

temp equ 0x25

org 0x00


movlw .1
movlw .2
movlw .3
movlw .4
movlw .5
call first
movlw .6
movlw .7
goto $

first movlw .8
movlw .9
return

end
```


模擬結果與結果說明：

PIPELINE 測試程式 1:



ns:0->1->2->3->4->5->6->4->5->6->4(pipeline)

PIPELINE 測試程式 2:



ns:0->1->2->3->4->5->6->4->5->6->4(pipeline)

2 個結果接和 ppt 一樣，應該是對的!

結論與心得：

- 這次雖然有 3 份作業，但這一份應該比較算是 demo 程式碼有沒有錯，因為在改成管線化的過程中，可能會搬運錯誤，加上我又比較粗心...幸好有這個作業，可以讓我跑跑看有沒有奇怪的錯誤，不過還是不得不讚嘆管線化真的好聰明，而且改成管線化我的 clk 也可以不用給那麼大了，不然每次都要滑好久，這樣至少可以少一半吧!
- 這是這學期最後一份作業，這學期就要結束了，好捨不得歐!已經習慣每個禮拜一都要為程式碼增加新的功能了，這個例行公事就要斷了 q，或許老師可以開個“計算機系統設計(下篇)”，然後沿用這份程式碼，增加更多指令，或是可以不要有期末考，然後讓大家自由發揮寫指令，感覺會很酷!
- 謝謝助教們這學期幫我們 demo 還有改作業，也謝謝老師這學期的教導~祝您們新年快樂(雖然有點早)