

2022/11/21

實驗九

暫存器定址

姓名：王嘉羽

學號：00957116

班級：資工 3B

E-mail：vayne20011125@gmail.com

注意


1. 繳交時一律轉 PDF 檔
2. 繳交期限為
上完課後
當週五晚上 12 點前
3. 一人繳交一份
4. 檔名：學號_HW?.pdf
檔名請按照作業檔名格式進行填寫
未依照格式不予批改

● 實驗說明：

1. 如圖所示，設計一個架構實現暫存器定址的指令
2. 輸入：clk, reset
3. 輸出：w_q[7:0]

下方有附 Rom 的截圖，請務必按照規定的 input 及 output 來做

● 系統硬體架構方塊圖（接線圖）：



架構圖

```

module Program_Rom(
    output logic [13:0] Rom_data_out,
    input [10:0] Rom_addr_in
);

    logic [13:0] data;
    always_comb
    begin
        case (Rom_addr_in)
            10'h0 : data = 14'h01A5; //CLRF          ram[25] = 0
            10'h1 : data = 14'h0103; //CLRW          W = 0
            10'h2 : data = 14'h3007; //MOVLW 7       W = 7
            10'h3 : data = 14'h07A5; //ADDWF 0x25,1  ram[25] = 7
            10'h4 : data = 14'h3005; //MOVLW 5       W = 5
            10'h5 : data = 14'h0AA5; // INCF 0x25,1  ram[25] = 8
            10'h6 : data = 14'h04A5; //IORWF 0x25,1  ram[25] = D
            10'h7 : data = 14'h00A4; //MOVWF 0x24    ram[24] = 5
            10'h8 : data = 14'h0225; //SUBWF 0x25,0  W = 8
            10'h9 : data = 14'h0825; // MOVE 0x25,0  W = D
            10'ha : data = 14'h06A4; //XORWF 0x24,1  ram[24] = 8
            10'hb : data = 14'h3400; //MPLAB清除暫存器的指令，不用管
            10'hc : data = 14'h3400; //MPLAB清除暫存器的指令，不用管
            default: data = 14'h0;
        endcase
    end

    assign Rom_data_out = data;
endmodule

```

Program_Rom

● 系統架構程式碼、測試資料程式碼與程式碼說明(.sv 檔及.do 檔都要截圖)

截圖請善用 win+shift+S

◆ hw_1121.sv

```
design > hw_1121.sv
1  `timescale 1ns/10ps
2  module hw_1121(
3      input clk,
4      input reset,
5      output logic [7:0] w_q
6  );
7      logic [10:0] pc_next, pc_q, mar_q;
8      logic load_pc, load_mar, load_ir_q, load_w;
9      logic [13:0] Rom_out, ir_q;
10     logic reset_ir_q, ram_en;
11     logic [2:0] ps, ns;
12     logic [3:0] op;
13     logic [7:0] alu_q, mux_out, ram_out, databus;
14     logic d;
15     logic sel_alu, sel_pc, sel_bus;
16     logic MOVLW;
17     logic ADDLW;
18     logic SUBLW;
19     logic ANDLW;
20     logic IORLW;
21     logic XORLW;
22     //-----pc-----
23     assign pc_next = pc_q + 1;           //找到下一個指令
24
25     always_ff @(posedge clk)           //有load信號，再讀取
26     begin
27         if(reset)
28             pc_q <= #1 0;
29         else if(load_pc)
30             pc_q <= #1 pc_next;
31     end
32
33     //-----mar-----
34     always_ff @(posedge clk)
35     begin
36         if(load_mar)
37             mar_q <= #1 pc_q;
38     end
39
40     //-----ROM-----
41     Program_Rom rom(Rom_out, mar_q);
42
43     //-----IR-----
44     always_ff @(posedge clk)
```

```

45 begin
46     if(reset_ir_q)
47         ir_q <= #1 0;
48     else if(load_ir_q)
49         ir_q <= #1 Rom_out;
50 end
51
52 //-----load_w-----
53 always_ff @(posedge clk)
54 begin
55     if(reset)
56         w_q <= #1 0;
57     else if(load_w)
58         w_q <= #1 alu_q;
59 end
60 //-----ram-----
61 single_port_ram_128x8 ram(databus,ir_q[6:0],ram_en,clk,ram_out);
62
63 //-----sel_alu-----
64 always_comb
65 begin
66     if(sel_alu == 0) mux_out = ir_q[7:0];
67     else mux_out = ram_out[7:0];
68 end
69
70 //-----sel_bus-----
71 always_comb
72 begin
73     if(sel_bus == 0) databus = alu_q;
74     else databus = w_q;
75 end
76
77 //-----controller-----
78 //解碼指令，並給op值
79 assign MOVLW = (ir_q[13:8] == 6'b110000);
80 assign ADDLW = (ir_q[13:8] == 6'b111110);
81 assign SUBLW = (ir_q[13:8] == 6'b111100);
82 assign ANDLW = (ir_q[13:8] == 6'b111001);
83 assign IORLW = (ir_q[13:8] == 6'b111000);
84 assign XORLW = (ir_q[13:8] == 6'b111010);
85
86 assign d = ir_q[7];
87
88 assign ADDWF = (ir_q[13:8] == 6'b000111);

```

```

89 assign ANDWF = (ir_q[13:8] == 6'b000101);
90 assign CLRF = (ir_q[13:8] == 6'b000001);
91 assign CLRW = (ir_q[13:8] == 6'b000001);
92 assign COMF = (ir_q[13:8] == 6'b001001);
93 assign DECF = (ir_q[13:8] == 6'b000011);
94 assign GOTO = (ir_q[13:11] == 3'b101);
95
96 assign INCF = (ir_q[13:8] == 6'b001010);
97 assign IORWF = (ir_q[13:8] == 6'b000100);
98 assign MOVF = (ir_q[13:8] == 6'b001000);
99 assign MOVWF = (ir_q[13:8] == 6'b000000);
100 assign SUBWF = (ir_q[13:8] == 6'b000010);
101 assign XORWF = (ir_q[13:8] == 6'b000110);
102
103 always_comb
104 begin
105     if(reset)
106         op = 0;
107     else
108         begin
109             if(MOVLW) op = 5;
110             else if(ADDLW) op = 0;
111             else if(SUBLW) op = 1;
112             else if(ANDLW) op = 2;
113             else if(IORLW) op = 3;
114             else if(XORLW) op = 4;
115
116             else if(ADDWF) op = 0;
117             else if(ANDWF) op = 2;
118             else if(CLRF) op = 8;
119             else if(CLRW) op = 8;
120             else if(COMF) op = 9;
121             else if(DECF) op = 7;
122
123             else if(INCF) op = 6;
124             else if(IORWF) op = 3;
125             else if(MOVF) op = 5;
126             else if(SUBWF) op = 1;
127             else if(XORWF) op = 4;
128             else op = 10;
129         end
130     end
131
132 //-----alu----- 用op決定計算結果

```

```

133 always_comb
134 begin
135     if(reset)
136         alu_q <= #1 0;
137     else
138         begin
139             case(op)
140                 0: alu_q = mux_out + w_q;
141                 1: alu_q = mux_out - w_q;
142                 2: alu_q = mux_out & w_q;
143                 3: alu_q = mux_out | w_q;
144                 4: alu_q = mux_out ^ w_q;
145                 5: alu_q = mux_out;
146                 6: alu_q = mux_out + 1;
147                 7: alu_q = mux_out - 1;
148                 8: alu_q = 0;
149                 9: alu_q = ~mux_out ;
150                 default: alu_q = mux_out + w_q;
151             endcase
152         end
153     end
154
155 //-----fsm----- 有限狀態機
156 parameter T0 = 0;
157 parameter T1 = 1;
158 parameter T2 = 2;
159 parameter T3 = 3;
160 parameter T4 = 4;
161 parameter T5 = 5;
162 parameter T6 = 6;
163
164 always_ff @(posedge clk)
165 begin
166     if(reset) ps <= #1 0;
167     else ps <= #1 ns;
168 end
169
170
171 always_comb
172 begin //初始化
173     load_mar = 0;
174     load_pc = 0;
175     reset_ir_q = 0;
176     load_ir_q = 0;
177     load_w = 0;

```

```

178     sel_pc = 0;
179     sel_alu = 0;
180     sel_bus = 0;
181     ram_en = 0;
182     ns = 0;
183     case(ps)
184     T0:                                //初始化ir_q
185         begin
186             reset_ir_q = 1;
187             ns = T1;
188         end
189
190     T1:
191         begin
192             load_mar = 1;           //load mar
193             ns = T2;
194         end
195
196     T2:
197         begin
198             load_pc = 1;           //load pc
199             ns = T3;
200         end
201
202     T3:
203         begin                        //load ir_q
204             load_ir_q = 1;
205             ns = T4;
206         end
207
208     T4:                                //load w
209         begin
210             if(GOTO)
211                 begin
212                     sel_pc = 1;
213                     load_pc = 1;
214                 end
215             else if(ADDWF || ANDWF || INCF || IORWF || MOVF || SUBWF || XORWF)
216                 begin
217                     sel_alu = 1;
218                     if(d==0) load_w = 1;
219                     else ram_en = 1;
220                 end
221             else if(CLRF) ram_en = 1;
222             else if(CLRW) load_w = 1;
223             else if(COMF || DECF)
224                 begin
225                     sel_alu = 1;
226                     ram_en = 1;
227                 end
228             else if(MOVWF)
229                 begin
230                     sel_bus = 1;
231                     ram_en = 1;
232                 end
233             else
234                 load_w = 1;
235             ns = T5;
236         end
237
238     T5:                                //空狀態
239         begin
240             ns = T6;
241         end
242
243     T6:
244         begin
245             ns = T1;
246         end
247     endcase
248 end
endmodule

```

◆ Program_Rom.sv


```

1 module Program_Rom(
2     output logic [13:0] Rom_data_out,
3     input [10:0] Rom_addr_in
4 );
5
6     logic [13:0] data;
7     always_comb
8     begin
9         case (Rom_addr_in)
10             11'h0: data = 14'h01A5;
11             11'h1: data = 14'h0103;
12             11'h2: data = 14'h3007;
13             11'h3: data = 14'h07A5;
14             11'h4: data = 14'h3005;
15             11'h5: data = 14'h0AA5;
16             11'h6: data = 14'h04A5;
17             11'h7: data = 14'h00A4;
18             11'h8: data = 14'h0225;
19             11'h9: data = 14'h0825;
20             11'ha: data = 14'h06A4;
21             11'hb: data = 14'h3400;
22             11'hc: data = 14'h3400;
23             default: data = 14'h0;
24         endcase
25     end
26     assign Rom_data_out = data;
27 endmodule

```

◆ single_port_ram_128x8.sv

```

1 module single_port_ram_128x8(
2     input [7:0] data,
3     input [6:0] addr,
4     input ram_en,
5     input clk,
6     output logic [7:0] q
7 );
8     // Declare the RAM variable
9     //reg [DATA_WIDTH-1:0] ram[2**ADDR_WIDTH-1:0];
10    logic [7:0] ram[127:0];
11
12    always_ff @(posedge clk)
13    begin
14        // Write
15        if (ram_en)
16            ram[addr] <= data;
17    end
18
19    // Continuous assignment implies read returns NEW data.
20    // This is the natural behavior of the TriMatrix memory
21    // blocks in Single Port mode.
22
23    assign q = ram[addr];
24 endmodule

```

◆ testbench.sv

```

simulation > tb > testbench.sv
1 `timescale 1ns/10ps
2 module testbench;
3
4     logic reset;           //重置
5     logic clk;             //時脈
6     logic [7:0] w_q;       //輸出
7
8     hw_1121 hw_1121_1(
9         .reset(reset), //()內的變數為tb的變數，"."後面為hw_1121.sv的變數
10        .clk(clk),
11        .w_q(w_q)
12    );
13
14    always #10 clk = ~clk;
15
16    initial begin
17        reset = 1; clk = 0; //一開始先reset，將時脈歸0
18        #15 reset = 0;
19        #2000 $stop;
20    end
21 endmodule

```

◆ compile.do

```

simulation > modelsim > compile.do
1 #vlib work
2
3
4
5 # -----
6 vlog ../tb/testbench.sv
7 vlog ../design/hw_1121.sv
8 vlog ../design/Program_Rom.sv
9 vlog ../design/single_port_ram_128x8.sv

```


◆ sim.do

```
simulation > modelsim > ≡ sim.do
1 vsim -voptargs=+acc work.testbench
2 view structure wave signals
3
4 do wave.do
5
6 log -r *|
7 run -all
```

◆ wave.do

```
simulation > modelsim > ≡ wave.do
1 onerror {resume}
2 quietly WaveActivateNextPane {} 0
3
4 #add wave -noupdate -divider {TOP LEVEL INPUTS}
5
6 #add wave -noupdate -format Logic /testbench/clk
7 #add wave -noupdate -format Logic /testbench/rst
8
9
10 |
11 add wave -noupdate -divider {adder}
12
13 add wave -noupdate -format logic /testbench/hw_1121_1/reset
14 add wave -noupdate -format logic /testbench/hw_1121_1/clk
15 add wave -noupdate -format Literal -radix Hexadecimal /testbench/hw_1121_1/w_q
16 add wave -noupdate -format Literal -radix Hexadecimal /testbench/hw_1121_1/ram/ram\[37\]
17 add wave -noupdate -format Literal -radix Hexadecimal /testbench/hw_1121_1/ram/ram\[36\]
```

● 模擬結果與結果說明：



與結果相符～

● 結論與心得：

今天是看錄影帶，我想說可以晚上寫功課前再看(我都習慣禮拜一晚上寫硬體作業)，然後一點開影片才發現老師說，先交的分數高，嗚嗚嗚，以後應該要乖乖上課時間看的嗚嗚。這次我截圖做了革新，我之前是截 quartus，然後一次只能截圖 40 行左右，我現在改用 vscode 打開，一次可以截圖 80 行，大大的減少我的截圖時間!!然後今天遇到一個小 bug，我以為我寫錯，之後才發現測試資料是 08xx 我看成 0Bxx 好難過，我找好久嗚嗚。