


MS1A NOTES



M51A Notes:

$BCD \Rightarrow$ Binary Coded Decimal. We have each for bit value based on a weight ex. 8421.

Four Different Binary Codes for the Decimal Digits

Decimal Digit	BCD 8421	2421	Excess-3	8, 4, -2, -1
0	0000	0000	0011	0000
1	0001	0001	0100	0111
2	0010	0010	0101	0110
3	0011	0011	0110	0101
4	0100	0100	0111	0100
5	0101	1011	1000	1011
6	0110	1100	1001	1010
7	0111	1101	1010	1001
8	1000	1110	1011	1000
9	1001	1111	1100	1111

Binary to Hex: treat each 4 bits translate to one hexadecimal
 Binary to Octal: treat each 3 bits translate to one octal value.

Fractions: $(39.6875)_{10} \Rightarrow$ Int 100111. 1001 \Rightarrow Decimal $(2^{-1}, 2^{-2}, 2^{-3} \dots)$
 $(8^{-1}, 8^{-2}, 8^{-3} \dots)$
 $(16^{-1}, 16^{-2}, 16^{-3} \dots)$

Unsigned: (Only positive)

Signed: (Two's complement) \Rightarrow the most significant bit would determine sign.

Binary to Unsigned: $\sum_{i=0}^{n-1} x_i \cdot 2^i$; Binary to Signed: $-(2^n) + \sum_{i=0}^{n-1} x_i \cdot 2^i$

Unsigned Range: 2^{n-1} ; Signed Range: -2^{n-1} to $2^{n-1}-1$

Detecting Overflow: (Only if they have same sign). If two positive numbers add to a negative or if two negative add to positive there is overflow.

Understanding Gray Code:

- Two successive values only have a 1 bit difference.
- Alias: Reflected Binary Code, RBC
Unit Distance Coding
- Binary to Gray Code:
 - Record MSB
 - Add msb to next bit, neglect carries.
 - Repeat until lsb.

Ex:

$$13_{10} \rightarrow (1101)_2 \rightarrow g_3 = b_3 \rightarrow (1011)_g$$

$b_3 - b_0$

$$g_2 = b_2 + b_3$$

$$g_1 = b_1 + b_2$$

$$g_0 = b_0 + b_1$$

Table 1.6
Gray Code

Gray Code	Decimal Equivalent
0000	0
0001	1
0011	2
0010	3
0110	4
0111	5
0101	6
0100	7
1100	8
1101	9
1111	10
1110	11
1010	12
1011	13
1001	14
1000	15

Binary Logic:

each variable has exactly two distinct values 0 or 1 \Rightarrow where 0 is false and 1 is true

Logic gate: a specific piece of hardware that does a specific logic operation.

And: (x AND y is equal to z) represented as * or no operator

Or: (x Or y is equal to z) represented by a +

Not: represented by a bar or $'$. ex: \bar{x}, x'

AND:



x	y	$x \cdot y$
0	0	0
0	1	0
1	0	0
1	1	1

OR:

x	y	$x+y$
0	0	0
0	1	1
1	0	1
1	1	1


NOT:

x	x'
0	1
1	0




* We can have more than two inputs to and, or logic gates

Timing Diagram: a zero is at a low and a one is considered a high.



Example:



Draw the truth table for this circuit: number of rows = 2^n


The best strategy is to deal with each circuit element one at a time.

A	B	C	A'	$\bar{A} \cdot B$	$\bar{A} \cdot B + C$
0	0	0	1	0	0
0	0	1	1	0	1
0	1	0	1	1	1
0	1	1	1	1	1
1	0	0	0	0	0
1	0	1	0	0	1
1	1	0	0	0	0
1	1	1	0	0	1

More Gates:

XOR : Exclusive Or represented by \oplus * $(\bar{A} \cdot B) + (A \cdot \bar{B}) = A \oplus B$

x	y	$x \oplus y$
0	0	0
0	1	1
1	0	1
1	1	0



NAND : Not And Gate : $(\overline{x \cdot y})$

x	y	$\overline{x \cdot y}$
0	0	1
0	1	1
1	0	1
1	1	0



NOR : Not OR Gate : $\overline{x+y}$

x	y	$\overline{x+y}$
0	0	1
0	1	0
1	0	0
1	1	0



XNOR : Not XOR $\overline{x \oplus y}$


x	y	$\overline{x \oplus y}$
0	0	1
0	1	0
1	0	0
1	1	1



Boolean Algebra: is an algebra dealing with binary variables and logical operations

Boolean Function: is described by boolean equation, truth table, or a logical circuit diagram.

Ex: $F(x,y,z) = x + \bar{y}z$



x	y	z	F
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0

Duality Principle:

If we exchange every symbol by it's dual formula we get the dual result.

Postulates and Theorems of Boolean Algebra:

$X + 0 = X$ $X + X' = 1$ $X \cdot X = X$ $X \cdot 1 = X$ $(X')' = X$ $X \cdot Y = Y \cdot X$ $X + (Y + Z) = (X + Y) + Z$ $X(Y + Z) = XY + XZ$ $(X + Y)' = X'Y'$ $X + XY = X$	$X \cdot 1 = X$ $X \cdot X' = 0$ $X \cdot X = X$ $X \cdot 0 = 0$ $XY = YX$ $X(YZ) = (XY)Z$ $X + YZ = (X + Y)(X + Z)$ $(XY)' = X' + Y' \Rightarrow \text{DeMorgan}$ $X(X + Y) = X \Rightarrow \text{absorption}$
---	---

* to verify these identities we can draw out their truth tables

* $\overline{AB} + A = B + A$
 * $AB + A' = B + A'$


General Form of DeMorgans Theorem:

$$\overline{x_1 + x_2 + x_3 + \dots + x_n} = \overline{x_1} \cdot \overline{x_2} \cdot \overline{x_3} \cdot \dots \cdot \overline{x_n}$$

$$\overline{x_1 \cdot x_2 \cdot x_3 \cdot \dots \cdot x_n} = \overline{x_1} + \overline{x_2} + \overline{x_3} + \dots + \overline{x_n}$$

$$\begin{aligned} F_{(x,y,z)} &= \overline{\overline{x}y\bar{z}} + \overline{\overline{x}y\bar{z}} + x\bar{z}; \text{ 8 literals 3 terms} \\ &= \overline{\overline{x}y}(z + \bar{z}) + x\bar{z} \Rightarrow \overline{\overline{x}y}(1) + x\bar{z} \Rightarrow \overline{\overline{x}y} + x\bar{z} \end{aligned}$$


Expanded diagram



Truth Table:

x	y	z	f
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1

Simplified Diagram:




To quickly get truth table values from a function:

Take each term in the function. For each literal in the term if an input is not present it can be either zero or one. If it is present assign it a 1. If it is a not assign it a zero. The corresponding combination in the truth table would evaluate to a 1 the rest of the combinations would evaluate to zero.

$\overline{\overline{x}y} \Rightarrow x \text{ is zero}; y=1; z=1,0 \Rightarrow 011 \text{ or } 010; x\bar{z} \Rightarrow 101,111$

Example:



Writing the function: $F_{(A,B,C)} = \overline{(\bar{A} + \bar{B}C)(C+A)}$


$$\Rightarrow F_{(A,B,C)} = \overline{(\bar{A} + \bar{B}C)(C+A)(\bar{C}+\bar{A})} \Rightarrow \overline{\bar{A} + \bar{B}C} + \overline{C+A} + \overline{\bar{C}+\bar{A}}$$

$$\Rightarrow \bar{A}(\bar{B}C) + \bar{C}+A + \bar{C}+\bar{A} \Rightarrow \bar{A}(\bar{B}+\bar{C}) + \bar{C}\bar{A} + \bar{C}\bar{A}$$

$$\Rightarrow A(B+\bar{C}) + \bar{C}\bar{A} + CA \Rightarrow AB + A\bar{C} + \bar{C}\bar{A} + CA \Rightarrow A + AB + \bar{C}\bar{A}$$

$$\Rightarrow A + \bar{C}\bar{A} \Rightarrow A + \bar{C}$$

Truth tables:



a, b, c	f
0 0 0	1
0 0 1	0
0 1 0	1
0 1 1	0
1 0 0	1
1 0 1	1
1 1 0	1
1 1 1	1

a, c	f
0 0	1
0 1	0
1 0	1
1 1	1

Sum of Product: additive between terms $\rightarrow F = \bar{x}yz + xy\bar{z}$

Product of Sum: multiplicative between terms. $\rightarrow (x+y)(\bar{x}+\bar{z})$

Complement of a function:

- Interchange 1s and 0s in a truth table
 - Derived algebraically by using DeMorgan's theorem

$$\text{Ex: } F_1(x, y, z) = \bar{x}y\bar{z} + \bar{x}\bar{y}z$$

$$\overline{F_1} = (\overline{x}y\overline{z} + \overline{x}\overline{y}z)$$

$$\Rightarrow \bar{x}\bar{y}\bar{z} (\bar{x}\bar{y}z)$$

$$\Rightarrow (x + \bar{y} + z)(x + y + \bar{z}) \rightarrow \text{Product of Sums}$$

$$\Rightarrow x + xy + x\bar{z} + x\bar{y} + \bar{y}\bar{z} + xz + \bar{z}y + \bar{z}\bar{z}$$

$$\Rightarrow x(1+y) + x(\bar{z} + z) + xy + \bar{y}\bar{z} + yz$$

$$\Rightarrow x + x + x\bar{y} + \bar{y}\bar{z} + yz$$

$\Rightarrow x + \bar{y}\bar{z} + yz \rightarrow$ Sum of Products

Minterms: m_j

- a product term in which all the variables appear exactly once, either complemented or un-complemented
 - represents exactly one combination of the binary variables in a truth table.
 - has the value 1 for that combination
 - 2^n distinct minterms for n variables

Minterm for 3-variables:

MaxTerms: M_J

- a sum term in which all the variables appear exactly once, either complemented or un-complemented
- represents exactly one combination of the binary variables in a truth table.
- has the value 0 for that combination
- 2^n distinct maxterms for n variables

MaxTerm for 3-variables:

x	y	z	Product Term	Symbol	m_0	m_1	m_2	m_3	m_4	m_5	m_6	m_7
0	0	0	$x+y+z$	M_0	0	1	1	1	1	1	1	1
0	0	1	$x+y+\bar{z}$	M_1	1	0	1	1	1	1	1	1
0	1	0	$x+\bar{y}+z$	M_2	1	1	0	1	1	1	1	1
0	1	1	$x+\bar{y}+\bar{z}$	M_3	1	1	1	0	1	1	1	1
1	0	0	$\bar{x}+y+z$	M_4	1	1	1	1	0	1	1	1
1	0	1	$\bar{x}+y+\bar{z}$	M_5	1	1	1	1	1	0	1	1
1	1	0	$\bar{x}+\bar{y}+z$	M_6	1	1	1	1	1	1	0	1
1	1	1	$\bar{x}+\bar{y}+\bar{z}$	M_7	1	1	1	1	1	1	1	0

Relation between: Min and Maxterm: $M_J = \overline{m_j}$

Represent as a sum of Minterms:

$F = \bar{x}\bar{y}\bar{z} + \bar{x}y\bar{z} + x\bar{y}z + xy\bar{z} \Rightarrow$ Using the table above convert each product term to a minterm

$$F = M_0 + M_2 + M_5 + M_7 \Rightarrow F = \sum m(0, 2, 5, 7)$$

Represent F in Product of Maxterms: $F_1 = M_1 \cdot M_3 \cdot M_4 \cdot M_6 \Rightarrow$ the same numbers of Minterms that weren't included.

$$F = \prod M(1, 3, 4, 6)$$

Minterm - Maxterm of 4 variables

X	Y	Z	W	SOP	POS	MINTERM	MAXTERM
0	0	0	0	$X'Y'Z'W'$	$X + Y + Z + W$	m0	M0
0	0	0	1	$X'Y'Z'W$	$X + Y + Z + W'$	m1	M1
0	0	1	0	$X'Y'Z'W$	$X + Y + Z' + W$	m2	M2
0	0	1	1	$X'Y'ZW$	$X + Y + Z' + W'$	m3	M3
0	1	0	0	$X'YZ'W'$	$X + Y' + Z + W$	m4	M4
0	1	0	1	$X'YZ'W'$	$X + Y' + Z + W'$	m5	M5
0	1	1	0	$X'YZ'W$	$X + Y' + Z' + W$	m6	M6
0	1	1	1	$X'YZW$	$X + Y' + Z' + W'$	m7	M7
1	0	0	0	$XY'Z'W'$	$X' + Y + Z + W$	m8	M8
1	0	0	1	$XY'Z'W$	$X' + Y + Z + W'$	m9	M9
1	0	1	0	<u>$XY'ZW'$</u>	$X' + Y + Z' + W$	m10	M10
1	0	1	1	<u>$XY'ZW$</u>	$X' + Y + Z' + W'$	m11	M11
1	1	0	0	$XYZ'W'$	$X' + Y' + Z + W$	m12	M12
1	1	0	1	$XYZ'W$	$X' + Y' + Z + W'$	m13	M13
1	1	1	0	$XYZW'$	$X' + Y' + Z' + W$	m14	M14
1	1	1	1	$XYZW$	$X' + Y' + Z' + W'$	m15	M15

Minterm - Maxterm of two variables

Index	Minterm	Maxterm
0	$\bar{x}\bar{y}$	$x + y$
1	$\bar{x}y$	$x + \bar{y}$
2	$x\bar{y}$	$\bar{x} + y$
3	xy	$\bar{x} + \bar{y}$

Karnaugh Map: (K-map)

Adjacent squares in a K-map will only differ by a single term
 A K-variable K-map will have k adjacent cells.

Grouping 2 adj \rightarrow removes 1 literal

Grouping 4 adj \rightarrow removes 2 literals

Grouping 2^n adj \rightarrow removes n literals

2-Variable: x, y

	$y \backslash x$	0	1
0	m_0	m_1	
1	m_2	m_3	

m_0 has a neighbors of m_1, m_2
 $m_1 \rightarrow m_0, m_3$
 $m_2 \rightarrow m_3, m_0$
 $m_3 \rightarrow m_1, m_2$

3-Variable: x, y, z

	$y \backslash x \backslash z$	00	01	11	10
0	m_0	m_1	m_3	m_2	
1	m_4	m_5	m_7	m_6	

* neighbors wrap around
 so m_2 is a neighbor
 of m_0 .

Example: * Asterisks indicate combined cells

$$F(x, y, z) = \sum m(0, 2, 4, 6)$$

x is complemented and
 un complemented (both 0 and 1)
 along x . And y is also
 complemented and un-complemented

$$F(x, y, z) = \bar{z}$$

	$y \backslash x \backslash z$	00	01	11	10
0	*	1	0	0	1
1	*	1	0	0	1

3 variable K-map

		B'C'	B'C	BC	BC'	
		00	01	11	10	
		A' 0	A'B'C'	A'B'C	A'BC	A'BC'
		0	1	3	2	
		A 1	AB'C'	AB'C	ABC	ABC'
		4	5	7	6	

SOP(MINTERMS)

4-variable Map

		CD'	C'D	C'D	CD	CD'
		00	01	11	10	
		A'B' 00	A'B'C'D'	A'B'C'D	A'B'CD	A'B'CD'
		0	1	3	2	
		A'B 01	A'BC'D'	A'BC'D	A'BCD	A'BCD'
		4	5	7	6	
		AB 11	ABC'D'	ABC'D	ABCD	ABCD'
		12	13	15	14	
		AB' 10	AB'C'D'	AB'C'D	AB'CD	AB'CD'
		8	9	11	10	

SOP(MINTERMS)

* If we have a corner of 1's we can combine it into a group of 4.

Implicants: a product term is an implicant if the function has the value 1 for all minterms of the product.

Prime implicants: All the possible large group of combined adj cells in the map.

Essential Prime Implicant: A product term is an essential implicant if there is a minterm that is only covered by the prime implicant.

Conversion between SOP and POS using K-Maps:

Example: Express the following : $F(A,B,C,D) = \prod (1,3,6,9,11,12,14)$
*convert to minterm: $\sum (0,2,4,5,7,8,10,13,15)$

		CD				
		AB	00	01	11	10
00	01	1	0	0		1
		1	1	1		0
11	10	0	1	1		0
		1	0	0		1

- ① Put 1's where the minterms are
- * SOP: will deal with the ones divide the k-map into it's essential primes and see what terms cancel out.

Purple: $(B'D')$; Blue: (BD) ; Green: $(A'BC')$ $\Rightarrow B'D' + BD + A'BC'$

- ② Fill in the rest with zeros:
- ③ Group the zero's for their essential prime:
- ④ Orange we are left with the terms B' and D \Rightarrow not both of these
 \Rightarrow we get B and D' \Rightarrow and then add these $\Rightarrow (B + D')$
Yellow $\Rightarrow ABD'$ $\Rightarrow (A' + B' + D)$
Red $\Rightarrow BCD'$ $\Rightarrow (B' + C' + D)$
 $\Rightarrow (B + D')(A' + B' + D)(B' + C' + D)$

$$\text{SOP} \Rightarrow B'D' + BD + A'BC'$$

$$\text{POS} \Rightarrow (B + D')(A' + B' + D)(B' + C' + D)$$

Don't Care Condition :

Suppose we don't care about the output for certain functions at a certain value. This allows us to simplify a boolean expression further. These are denoted by x on a K-map and can be combined into our grouping of ones.

$$\text{Ex: } f(A,B,C,D) = \sum m(1,2,4,5,6,8,9)$$

$$d(A,B,C,D) = \sum m(10,11,14,15) \Rightarrow \text{don't cares}$$

	CD	00	01	11	10
AB	00		1		1
00	01	1	1		1
01	11			x	x
11	10	1	1	x	x

Purple: CD'
 Blue: AB'
 Red: $A'C'D$
 Green: $A'BC'$

$$A\bar{B} + C\bar{D} + \bar{A}\bar{C}D + \bar{A}B\bar{C}$$


Universal Gates:

A gate in which we can implement any boolean function using only that single gate: two of these gates are **NAND** and **NOR**

$$\text{NAND} \Rightarrow (\overline{x \cdot y})$$



$$\text{NOR} \Rightarrow (\overline{x+y})$$



Implement All the Gates Using only NAND and NOR

Not gate:





$$\Rightarrow \text{A} \rightarrow \overline{\text{A} \cdot 1} = \bar{A}$$

$$x \rightarrow \overline{x+x} = \bar{x}$$

or use logical 0.

AND gate:



OR gate:

$$\overline{\overline{x} \cdot \overline{y}} = \overline{\overline{x}} + \overline{\overline{y}} = x + y$$

x → $\overline{\overline{x}}$
 y → $\overline{\overline{y}}$

$$x \rightarrow \overline{x} \rightarrow x+y$$

Equivilent Gates:

A NAND gate is equivilient to an inverted input or gate

$$x \rightarrow \overline{x} \quad \Rightarrow \quad x \rightarrow \overline{\overline{x}}$$

A AND gate is equivilient to an inverted input NOR gate

$$x \rightarrow \overline{x} \quad \Rightarrow \quad x \rightarrow \overline{\overline{x}}$$

A NOR gate is equivilient to an inverted input and gate

$$x \rightarrow \overline{x} \quad \Rightarrow \quad x \rightarrow \overline{\overline{x}}$$

A OR gate is equivilient to an inverted input NAND gate

$$x \rightarrow \overline{x} \quad \Rightarrow \quad x \rightarrow \overline{\overline{x}}$$

Two level implementation:

* SOP: → AND gates will be in the first level and a single OR gate will be in the second level.

POS: → OR gates will be in the first level and a single AND gate in the second level.


* Using Inverters to Complement is not considered an inverter.

SOP ⇒ implemented using NAND gates

POS ⇒ implemented using only NOR gates.


When we have a SOP form we can convert each of the gates to a NAND gate. Remember the analogy of pushing bubbles

$$\text{Ex: } F = xz + z\bar{y} + \bar{x}yz$$



When we have a POS notation we convert each gate to a NOR Gate;

$$\text{Ex: } F = (x+z)(\bar{y}+z)(\bar{x}+y+z)$$



Properties of XOR:

$$1). \overline{x} \oplus y = \overline{x \oplus y}$$

$$2). x \oplus y = \overline{x} \oplus \overline{y}$$

$$3). x \oplus y = y \oplus x$$

$$4). x \oplus 0 = x$$

$$x \oplus 1 = \overline{x}$$

$$x \oplus x = 0$$

$$5). \underbrace{x \oplus x \oplus x \oplus x \dots \oplus x}_{k \text{ times}} = \begin{cases} 0 & \text{if } k \text{ is even} \\ x, & \text{if } k \text{ is odd} \end{cases}$$

$$6). \text{if } x \oplus y = 0 \text{ then } x = y$$

$$7). \text{if } x \oplus y = z \oplus y \text{ then } x = z$$

Combinational Circuits:


Combinational circuits don't use any memory. The previous state of input does not have any effect on the present state of the circuit.

The output of a combinational circuit at any instant of time, depends only on the current input

It will have n-number inputs and m number of outputs.

Block diagram \Rightarrow what is inside the block is hidden, we don't bother about it, think of it as "abstraction" or "obfuscation"

ALU \Rightarrow arithmetic logic unit, is part of the CPU and performs arithmetic and bitwise operations



\Rightarrow example of a block diagram

Half-Adder:

Add two single 1 bit values

$$\text{Ex: } 0+0=0; \quad 0+1=1; \quad 1+1=10; \quad 1+0=1$$


A	B	Sum	Cout
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

Two outputs

$$\Rightarrow \text{Sum}_{(a,b)} = A'B + AB' \Rightarrow \text{using minterms}$$

$$\text{Cout}_{(a,b)} = AB \Rightarrow \text{using minterms}$$

The half adder circuit would look like the following:
 $\star A'B + AB' = A \oplus B$



Full Adder:

add any number bits.


A	B	C _{in}	Sum	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$$\text{Sum} = \bar{A}\bar{B}C_{\text{in}} + \bar{A}B\bar{C}_{\text{in}} + A\bar{B}\bar{C}_{\text{in}} + ABC_{\text{in}}$$

$$\text{Sum} = C_{\text{in}} \oplus A \oplus B$$

$$C_{\text{out}} = \bar{A}BC_{\text{in}} + A\bar{B}C_{\text{in}} + AB\bar{C}_{\text{in}} + ABC_{\text{in}}$$

$$C_{\text{out}} = C_{\text{in}}(A \oplus B) + AB$$



$$\text{HA} + \text{HA} = \text{FA}$$


two half adders

combined give a full adder

The above circuit example is only a 1 bit full adder. So for example if were to attempt the addition of 4 bits we would need to replicates this 4 times:

We will do this using a block diagram :

$$\text{Ex: } A = 1010 \Rightarrow A + B = 1111 \\ B = 0101$$




A full adder can also handle subtraction:

$$\text{Ex: } A = 1010 \quad A - B \Rightarrow A + \bar{B} + 1 \\ B = 0101 \Rightarrow \bar{B} = 1010 \Rightarrow \bar{B} = B \oplus 1$$

So if we wanted to apply this process to a digital circuit : we can say that C_{in} be a 1 to account for the +1. And we can then xor C_{in} and the b_0 to get the complement

Final Full Adder circuit for both subtraction and addition





Decoder:

a decoder is a circuit that decodes an input code.

a decoder will have n inputs and 2^{n-1} outputs. \Rightarrow referred to as

Ex: 2 to 4 decoder:

a minterm generator



A_1, A_0	D_0	D_1	D_2	D_3
0 0	1	0	0	0
0 1	0	1	0	0
1 0	0	0	1	0
1 1	0	0	0	1

\Rightarrow logic gate construction of a decoder

A decoder can have an enabling wire that will determine if it on or off. If the enabling wire is zero then the decoder would be inactive.

Ex: Using a decoder and external gates design:

$$F_1 = \bar{x}y\bar{z} + xz$$

$$F_2 = xy\bar{z} + \bar{x}y$$

$$F_3 = \bar{x}\bar{y}\bar{z} + xy$$

Step 1: Draw the truth table for the functions

Step 2: For wherever there is a 1 label the minterm.

Step 3: Draw the block diagram for the n input decoder.


Step 4: Combine the individual minterms for each function using an or gate.

* Note how the z relates to A_0 and x relates to A_2

Step 1 & 2:

$x \ y \ z$	f_1	f_2	f_3
0 0 0	0	0	1 m_0
0 0 1	0	0	0
0 1 0	1 m_2	1 m_2	0
0 1 1	0	1 m_3	0
1 0 0	0	1 m_4	0
1 0 1	1 m_5	0	0
1 1 0	0	0	1 m_6
1 1 1	1 m_7	0	1 m_7

Steps 3 & 4:




Multiplexer:

A multiplexer is a combinational circuit that selects binary information, from one of many inputs.

The selection of a particular input line is controlled by a set of selection lines:

2^n input lines, n selection lines ; where s is the selector line




The above example was a 2×1 selector. What would a 4×1 box look like. We would see that there are 4 inputs $\Rightarrow 2^2$ with 2 selection lines since $4 = 2^2$.

Ex: Use a mux to design the boolean function f :
 $F(x, y, z) = \sum(1, 2, 6, 7)$

We have three variables so $n=3$ and we will have $n-1$ selection lines so: $n-1=2$. Using this we see that 2^{n-1} is $2^2 = 4$. So our box size would be 4×1 .

s_1 s_0 data input

	x	y	z	F
$s_1 s_0 = 00$	0	0	0	0
	0	0	1	1
$s_1 s_0 = 01$	0	1	0	1
	0	1	1	0
$s_1 s_0 = 10$	1	0	0	0
	1	0	1	0
$s_1 s_0 = 11$	1	1	0	1
	1	1	1	1




Implement a full adder, using two 4×1 multiplexers.

A	B	C _{in}	Sum	C _{out}
0	0	0	0	0
	0	1	1	0
0	1	0	1	0
	0	1	0	1
1	0	0	1	0
	1	0	0	1
1	1	0	0	1
	1	1	1	1

This means that we will have two selection lines which are A and B

Blue: C_{in}
 Red: \bar{C}_{in}
 Green: \bar{C}_{in}
 Purple: C_{in}

Blue: 0
 Red: C_{in}
 Green: C_{in}
 Purple: 1




Ex #2 Implement the following boolean function with a a 4x1 multiplexer:

$$F_1(A, B, C, D) = \sum(1, 3, 4, 11, 12, 13, 14, 15)$$

A	B	C	D	F ₁	F ₂
0	0	0	0	0	0
0	0	0	1	1	1
0	0	1	0	0	1
0	0	1	1	1	0
0	1	0	0	1	0
0	1	0	1	0	1
0	1	1	0	0	0
0	1	1	1	0	1
1	0	0	0	0	1
1	0	0	1	0	0
1	0	1	0	0	1
1	0	1	1	1	1
1	1	0	0	1	0
1	1	0	1	1	1
1	1	1	0	1	0
1	1	1	1	1	1

Blue: AB = 00; F = D
 Purple: AB = 01; F = $\bar{C}\bar{D}$
 Green: AB = 10; F = CD
 Orange: AB = 11; F = 1




What about if $F_2 = \sum(1, 2, 5, 7, 8, 10, 11, 13, 15)$:

Blue: AB = 00; $F_2 = \bar{C}D + \bar{D}C = C \oplus D$

Purple: AB = 01; $F_2 = D$

Green: AB = 10; $F_2 = C + D'$


Orange: AB = 11; $F_2 = D$



Sequential logic circuits:

Unlike combinational circuits, the output not only depends on current inputs but also on the past sequence of inputs.


Constructed using Combinational logic and a number of memory elements with some or all of the memory outputs fed back into the combinational logic forming a feedback path or loop.



State transition: A change in the stored values in memory elements
⇒ changing the sequential ckt from one state to another state.

Suppose we have a 1 bit memory element Q . It can either hold a one or zero.

- Set : $Q = 1$
- Reset : $Q = 0$
- Flip: $Q = 0 \rightarrow 1$ or $Q = 1 \rightarrow 0$
- Hold value : don't change



The time interval between two rising edges is known as the clock period C . and clock frequency is $1/C$.

Synchronous Sequential Circuit:

Circuits that have a clock signal as one of the inputs

Latches and flip-flops are the basic single bit memory elements used to build a sequential circuit.

Latches: the change of state of a latch happens whenever the input changes



Flip-Flop: the change of state occurs based on the clock input.

Latches:

Set-Reset (SR) latch:

This is built using NOR gates or NAND gates

NOR gates use active high, NAND gates use active low.



R : reset and S : set.

Only one input can be active at a time to avoid undefined behaviour.

State table:

R	S	Q	Q'	function
0	0	Q	Q'	Storage
0	1	1	0	Set
1	0	0	1	Reset
1	1	0	0	Undefined


↑
NOR Gate

R	S	Q	Q'	function
0	0	1?	1?	undefined
0	1	1	0	Reset
1	0	0	1	Set
1	1	Q	Q'	Storage

↑
NAND Gate

Since we cannot have the same value for q and q', the inputs that result of inputs is not allowed.

Enabled SR Latch (NOR):




State table:

E	R	S	Q	Q'	function
0	x	x	Q	Q'	storage
1	0	1	1	0	Set
1	1	0	0	1	Reset
1	1	1	0	0	Undefined

NOR Gate

when e is inactive the RS latch will automatically be forced into storage.



State table:



E	R	S	Q	Q'	function
0	x	x	Q	Q'	storage
1	0	0	Q	Q'	Storage
1	0	1	1	0	Reset
1	1	0	0	1	Set
1	1	1	0	0	Undefined

NAND Gates

D-LATCH : (Data or Delay latch)


Used to overcome the undefined state.
Active high enable for NOR latch

E	D	Q	Q'	Storage
0	x	Q	Q'	Storage
1	0	0	1	transparent
1	1	1	0	transparent



It is referred to as transparent because D determines the value.

Timing Diagram for D-latch:



D-flip-flop or Master-Slave flip-flop:



One value is always in storage and other is transparent. It is sensitive to the opposite levels of the clock. The data moves through on clock transition

Rising edge-triggered: Active low followed by Active high

Falling edge-triggered: Active high followed by Active low

Active low builds based on NAND

Active high builds based on NOR



D-Flip Flops continued:

falling-edge = negative-edge

rising-edge = positive-edge

The \triangleright symbol represents the clock



The circle represents a falling edge

Rising Edge:


D	Clock	Q
0	\uparrow	0
1	\uparrow	1
x	\downarrow	$Q \Rightarrow$ storage

Falling Edge

D	Clock	Q
0	\downarrow	0
1	\downarrow	1
x	\uparrow	$Q \Rightarrow$ storage



Timing Diagram for D-flip-flop:




State Table: consists of three sections present state, next state, inputs, and outputs.

Present State: designates the state of a flip flop before the clock pulse:

Next State: shows the states after clock pulse

Output: output variable values during the present state

Ex # 1:



Find the the following
for the circuit:

- State equation
- state table
- state diagram

One flip flop gives $2^1 = 2$ states
0 or 1.

Next State


Present State	Inputs	Next-State	Outputs
A_t	x y	A_{t+1}	
0	0 0	0	
0	0 1	1	
0	1 0	1	
0	1 1	0	
1	0 0	1	
1	0 1	0	
1	1 0	0	
1	1 1	1	

It is important to note that we have a feedback loop so that means A_t is an input:

State Eq:

$$A_{t+1} = x \oplus y \oplus A_t$$

State Diagram: there will be a circle for each state.



Ex #2:


For the following state equations, derive the state table, state diagram
show the sequential circuit.

$$A_{t+1} = A_t x + B_{(t)} \bar{x}$$

$$B_{t+1} = \bar{A}_t x$$


$$y = [B_t + A_t] \bar{x}$$

2 Flip Flops
 $2^2 = 4$ states




Present State		Inputs x	Next-State		Outputs y
A _t	B _t		A _{t+1}	B _{t+1}	
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	1
0	1	1	1	1	0
1	0	0	0	0	1
1	0	1	1	0	0
1	1	0	0	0	1
1	1	1	1	0	0


↔ Input/Output ↔ x/y




JK Flip Flop:



Block diagram:



JK Flip Flop Timing Diagram:



Sequential Circuit for JK Flip Flop:

$$K_A = B\bar{X}; J_A = B$$

we have two flip flops J_A and J_B
with inputs of K_A and K_B respectively

$$K_B = A \oplus X; J_B = \bar{X}$$

Present State		Input	Next-State		Input Equations			
A_t	B_t	X	A_{t+1}	B_{t+1}	J_A	K_A	J_B	K_B
0	0	0	0	1 m_0	0	0	1	0
0	0	1	0	0	0	0	0	1
0	1	0	1 m_2	1 m_2	1	1	1	0
0	1	1	1 m_3	0	1	0	0	1
1	0	0	1 m_4	1 m_4	0	0	1	1
1	0	1	1 m_5	0	0	0	0	0
1	1	0	0	0	1	1	1	1
1	1	1	1 m_7	1 m_7	1	0	0	0

To determine the next state values we use the truth table
for the JK Flip Flop

To find the state equations we use a Kmap

A	$B\bar{X}$	00	01	11	10
0				1	1
1		1	1	1	

A	$B\bar{X}$	00	01	11	10
0		1			1
1		1		1	

$$A_{t+1} = A\bar{B} + B\bar{X} + \bar{A}X \\ \Rightarrow A \oplus B + AX$$


$$B_{t+1} = \bar{B}\bar{X} + \bar{A}\bar{X} + ABX$$

$$\text{Recall that } D = JQ' + K'Q \Rightarrow A_{t+1} = J_A A' + K_A' A \\ B_{t+1} = J_B B' + K_B' B$$


Using substitution we see that we get the same answer:
For the state equations.

Ex continued:

State Diagram:



Circuit Diagram:




Ex : State Table Reduction:

When a present state has the same next state and outputs we can keep exactly one of those duplicate states. and each of these is replaced

Present State	Next State		Output	
	x=0	x=1	x=0	x=1
a	f	b	0	0
b	d	e a	0	0
c	f	e b	0	0
d	g	a	1	0
e	d	c	0	0
f	f	b	1	1
g	g	h d	0	1
h	g	a	1	0

$$\begin{aligned} h &= d \\ e &= b \\ c &= a \end{aligned}$$

Present State	Next State	Output
a	b	0 0
b	a	0 0
d	a	1 0
f	b	1 1
g	d	0 1



JK Flip-Flop More Complex Example:

$$\begin{aligned}
 J_A &= Bx + B'y' & K_A &= B'xy' \\
 J_B &= A'x & K_B &= A + xy' \\
 z &= Ax'y' + Bx'y
 \end{aligned}$$

Present State		Inputs		Next State		Input Equ				Output
A_t	B_t	x	y	A_{t+1}	B_{t+1}	J_A	K_A	J_B	K_B	z
0	0	0	0	1	0	1	0	0	0	0
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	1	1	1	1	1	0
0	0	1	1	0	1	0	0	1	0	0
0	1	0	0	0	0	0	0	0	0	1
0	1	0	1	0	0	0	0	0	0	0
0	1	1	0	1	1	1	0	1	1	0
0	1	1	1	1	1	1	0	1	0	0
1	0	0	0	1	0	1	0	0	1	1
1	0	0	1	1	0	0	0	0	1	0
1	0	1	0	0	0	1	1	0	1	0
1	0	1	1	1	0	0	0	0	1	0
1	1	0	0	1	0	0	0	0	1	1
1	1	0	1	1	0	0	0	0	1	0
1	1	1	0	1	0	1	0	0	1	0
1	1	1	1	1	0	1	0	0	1	0


State Equations for A & B

$$A_{t+1} = (Bx + B'y')(A') + (B'xy')'(A)$$


$$B_{t+1} = (A'x)(B)' + (A + xy')'(B)$$

Ex Continued:

Circuit Diagram:



State Diagram:




Example Using D-Flip-Flops:

x	A	B	A(t+1)	B(t+1)	z
0	0	0	0	0	0
0	0	1	0	0	1 m_1
0	1	0	0	1 m_2	0
0	1	1	1 m_3	0	1 m_3
1	0	0	0	1 m_4	1 m_4
1	0	1	0	0	0
1	1	0	1 m_6	1 m_6	1 m_6
1	1	1	1 m_7	1 m_7	0

2 states so two d-flip-flops

State Equations:

	AB	00	01	11	10
x	00	01	11	10	
0			1		
1			1	1	



$$A_{t+1} = AB + xA$$


	AB	00	01	11	10
x	00	01	11	10	
0			1		
1	1		1	1	

	AB	00	01	11	10
x	00	01	11	10	
0			1	1	
1	1				1



$$B_{t+1} = x\bar{B} + xA + A\bar{B}$$

$$z = \bar{x}B + x\bar{B} = x \oplus B$$

Ex continued:



Master-Slave Timing Diagram: (Rising Edge)



Finite State Machine (FSM)

Set of inputs, outputs, states and transitions.

State graph, defines input/output relationship.


It has inputs (sensors), outputs, controllers, and state graph.

Mealy Machine: are any of the above state diagrams.

while the output depends on present state and input.

Moore FSM:

The output of a moore machine depends only on the current state; output written on inside:




A_t	B_t	X	A_{t+1}	B_{t+1}	Y
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	0
0	1	1	1	0	0
1	0	0	0	0	0
1	0	1	1	1	0
1	1	0	0	0	1
1	1	1	0	0	1

Example: We have 5 states going from 0, 1, 2, 3, 4.

Draw the state diagram

$$S(t+1) = \begin{cases} S(t) & \text{if } x=a \\ (S(t)+1) \bmod 5 & \text{if } x=b \\ 2 & \text{if } x=c \end{cases}$$

$$Z(t) = \begin{cases} 0 & \text{is } S(t) \text{ is even} \\ 1 & \text{is } S(t) \text{ odd.} \end{cases}$$




Registers are very fast, expensive, small memory cells:

Ex: Intel x86-64 has 16 registers each with 64 bits
 For each bit we would use 1 flip-flop. So to build 1 register we need 64 bits. So to build 16 register we get $2^4 \times 2^6 = 2^{10}$ flip-flops.


Counter:

a type of sequential circuit that repeats a sequence

Ex: will count from 0 to N sequence is 0-1-2-3-3-3



Ex: Simple up/down counter, has input to indicate if counting up or down. Up = 1 count from 0 to N and saturate at N. if Up=0 will count down from N to 0 and saturates at zero. Ex: 0-1-2-3-3-3



A	B	Up	A _{t+1}	B _{t+1}	⇒	AB	Up	A _{t+1}	B _{t+1}
0	0	0	0	0		11	0	1	0
0	0	1	0	1		11	1	1	1
0	1	0	0	0					
0	1	1	1	0					
1	0	0	0	1					
1	0	1	1	1					