
8051 MICROCONTROLLER

What is a microcontroller?

A microcontroller is a small, low-cost computer-on a-chip which usually includes:

- An 8 or 16 bit (CPU).
- A small amount of RAM.
- Programmable ROM and/or flash memory.
- Parallel and/or serial I/O.
- Timers and signal generators.
- Analog to Digital (A/D) and/or Digital to Analog (D/A) conversion.




ROM - Program m/m RAM - Data m/m

Difference


MICRO CONTROLLER

- It is a single chip
- Consists Memory,
- I/o ports





MICRO PROCESSER


- It is a cpu
- Memory, I/O Ports to be connected externally




Pin Diagram of 8051











The 8051 architecture include

- 8 bit CPU
- Memory
- Four 8 bit I/O
- Two 16 bit timers/counters
- Universal Asynchronous Receiver Transmitter(UART)





PROCESSOR

The processor includes

- Arithmetic and Logic Unit
- Instruction Decoder and Timing Generation Unit
- Accumulator
- B register and status register

ARITHMETIC AND LOGIC UNIT

- The accumulator is an 8 bit register
- In arithmetic and logic operations, one of the operands is in 'A' register

INSTRUCTION DECODER AND CONTROL

• Decodes the instructions and establish the sequence of events to flow

TIMING GENERATION UNIT

- Synchronizes all the microcontroller operations with the clock
- Generates control signals necessary for communication between the microcontroller and peripherals

CPU REGISTERS

Accumulator (E0 H) register :-

- The accumulator is an 8 bit register
- In arithmetic and logic operations, one of the operands is in 'A' register
- After the arithmetic and logic operations, the result is stored in A register.

B (F0 H) register:-

- 8 bit register used during multiply and divide operations
- In multiplication operation, the higher byte of the result is in 'B' register
- In division operation 8 bit divisor is in 'B' register and then remainder is stored in 'B' register

CPU Registers

Program Status Word (D0 H) (Flag Register)

- 8 bits wide, but only 6 bits of it are used
- remaining two unused bits are user-definable flags
- From the 6 bits, the 4 of them are *conditional flags*-
 - ☐ CY [carry]
 - ☐ AC [auxiliary carry]
 - □ P [Parity]
 - □ OV [overflow].
- other 2 bits are designated as RS0 and RS1, and are used to change the bank registers

FORMAT OF PSW

Bits of the Program Status Word Register:

CY	AC	FO	RS1	RS0	ov		P
CY	PSW.7	Carry Fl	ag				
AC	PSW.6	Auxiliary Carry Flag					
	PSW.5	Available to the user for general purpose					
RS1	PSW.4	Register Bank Selector bit 1					
RS0	PSW.3	Register Bank Selector bit 0					
ov	PSW.2	Overflow Flag					
	PSW.1	User Definable bit					
Р	PSW.0	instruct	ion cycle	/ Cleared to indica the accun	te an C		each Even

RS1	<u>RS0</u>	<u>Register Bank</u>	<u>Address</u>
0	0	0	00H - 07H
0	1	1	08H - 0FH
1	0	2	10H - 17H
1	1	3	18H - 1FH

8051 MEMORY ORGANIZATION

- divided into
 - □Program Memory and
 - □Data Memory
- Program Memory (ROM) is used for permanent saving program being executed
- Data Memory (RAM) is used for temporarily storing and keeping intermediate results and variables.

8051 PROGRAM MEMORY (ROM)

- Program Memory (ROM) is used for permanent saving program (CODE) being executed.
- 8051 memory organization allows external program memory to be added.
- If EA=0, the microcontroller completely ignores internal program memory and executes only the program stored in external memory.
- If EA=1 In this case, the microcontroller executes first the program from built-in ROM, then the program stored in external memory.

8051 MEMORY ORGANIZATION

- 1) Only Internal
- 2) Internal and External 3) Only External

EA = 1

0000 H

Internal

ROM

4KB

0FFF H

EA = 1

0000 H

Internal
ROM
4KB


1000 H

External ROM (Max = 60KB) FFFF H

External ROM (Max = 64KB) FFFF H

 $\overline{EA} = 0$

0000 H



Special Function Registers (SFRs of 8051)

,	וטטכ	Seliai Fort Data Dallei	2211	INC
	TCON*	Timer/Counter Control	88H	8FH88H
ſ	TMOD	Timer/Counter Mode Control	89H	NA
	TL0	Timer 0 Low Byte	8AH	NA
	TL1	Timer 1 Low Byte	8BH	NA
	TH0	Timer 0 High Byte	8CH	NA
	TH1	Timer 1 High Byte	8DH	NA
~	IE*	Interrupt Enable	0A8H	0AFH0A8H
, [IP*	Interrupt Priority	0B8H	0BFH0B8H
←(PCON	Power Control	87H	NA
		TCON* TMOD TL0 TL1 TH0 TH1 IE* IP*	TCON* Timer/Counter Control TMOD Timer/Counter Mode Control TL0 Timer 0 Low Byte TL1 Timer 1 Low Byte TH0 Timer 0 High Byte TH1 Timer 1 High Byte IE* Interrupt Enable IP* Interrupt Priority	TCON* Timer/Counter Control 88H TMOD Timer/Counter Mode Control 89H TL0 Timer 0 Low Byte 8AH TL1 Timer 1 Low Byte 8BH TH0 Timer 0 High Byte 8CH TH1 Timer 1 High Byte 8DH IE* Interrupt Enable 0A8H IP* Interrupt Priority 0B8H

Means the SFR is Bit Addressable

8051 STACK AND REGISTER BANKS

- 128 bytes of RAM in the 8051
- assigned addresses 00 to 7FH.
- The 128 bytes are divided into three different groups as follows.
 - □ 32 bytes from locations 00 to 1F set aside for register banks and the stack.
 - ☐ 16 bytes from locations 20H to 2FH set aside for bit addressable Read/Write memory.
 - 80 bytes from locations 30H to 7FH are used for read and write storage. These 80 bytes locations of RAM are widely used for the purpose of storing data and parameters by 8051 programmers.

RAM ALLOCATION IN 8051

7FH 80 BYTES 30H 2FH BIT ADDRESSABLE 20H 1FH REGISTER BANK 18H 17H REGISTER BANK 10H OFH REGISTER BANK 08H 07H REGISTER BANK **00H**

REGISTER BANKS IN THE 8051:

- 32 bytes of RAM are divided into 4 banks of registers in which each bank has 8 registers, R0 -R7.
- RAM locations from 0 to 7 are set aside for bank 0 of R0 - R7.
- Second bank of registers R0 R7 starts at RAM location 08H and goes to location 0FH.
- Third bank of RO-R7 starts at memory location 10H and goes to location 17H.
- Fourth bank of RO-R7 starts at memory location 18H and goes to location 1FH.

REGISTER BANKS IN THE 8051:

Bank 0	Bank 1	Bank 2	Bank 3
7 R7	F R7	17 R7	IF R7
6 R6	E R6	16 R6	IE R6
5 R5	D R5	15 R5	1D R5
4 R4	C R4	14 R4	IC R4
3 R3	B R3	13 R3	1B R3
2 R2	A R2	12 R2	IA R2
I RI	9 RI	11 RI	19 R1
0 R0	8 R0	10 R0	18 R0

STACK IN THE 8051

- stack is a section of RAM used by the CPU to store information temporarily.
- this information could be data or an address.
- the register used to access the stack is called the SP (stack pointer) register.
- the stack pointer in the 8051 is only 8 bits wide, which means that it can take values of 00 to FFH.
- When the 8051 is powered up, the SP register contains value 07.
- This means that RAM location 08 is the first location used for the stack by the 8051.

PUSHING ONTO THE STACK

- the stack pointer (SP) points to the last used location of the stack.
- as data is pushed onto the stack, the stack pointer
 (SP) is incremented by one.
- as each PUSH is executed, the contents of the register are saved on the stack and SP is incremented by 1.
- to push the registers onto the stack their RAM addresses should be used.
- For example, the instruction "PUSH 1" pushes register Rl onto the stack.

PUSHING ONTO THE STACK

5,#25H 1,#12H 1,#0F3H Afte	r PUSH 6	After P	USH I	After	PUSH 4
,#0F3H Afte	55	After P	USH 1	After	PUSH 4
Afte	55	After P	USH 1	After	PUSH 4
10-50-5	55	After P	USH 1	After	PUSH 4
10-50-5	55	After P	USH I	After	PUSH 4
10-50-5	55	After P	USH 1	After	PUSH 4
01					
01				127066	
35	В	0B		0B	
0/	A	0A		0A	F3
0	9	09	12	09	12
	8 25	08	25	08	25
	${0}$	09 08 25	09 09 08 25 08 08	09 09 12 08 25 08 25	09 09 12 09

POPPING FROM THE STACK

- Popping the contents of the stack back into a given register is the opposite process of pushing.
- With every pop, the top byte of the stack is copied to the register specified by the instruction and the stack pointer is decremented once

POPPING FROM THE STACK

Examining the stack, show the contents of the registers and SP after execution of the following instructions. All values are in hex.

POP 3 ; POP stack into R3 POP 5 ; POP stack into R5 POP 2 ; POP stack into R2

Solution:

		,	After POP 3	1 19	After POP 5		After POP 2
0B	54	0B		0B		0B	-
0A	F9	0A	F9	0A		0A	
09	76	09	76	09	76	09	<u>122</u>
08	6C	08	6C	08	6C	08	6C
Start S	SP = OB	SP =	= 0A	SP :	= 09	SP	= 08

8051 Interrupts

- **Interrupt Structure**: An interrupt is an external or internal event that disturbs the microcontroller to inform it that a device needs its service.
- The program which is associated with the interrupt is called the interrupt service routine (ISR) or interrupt handler.
- Upon receiving the interrupt signal the Microcontroller, finish current instruction and saves the PC on stack. Jumps to a fixed location in memory depending on type of interrupt Starts to execute the interrupt service routine until RETI (return from interrupt)
- Upon executing the RETI the microcontroller returns to the place where it was interrupted. Get pop PC from stack

8051 Interrupts

- The 8051 microcontroller has FIVE interrupts in addition to Reset. They are
 - ☐ Timer 0 overflow Interrupt (TF0)
 - ☐ Timer 1 overflow Interrupt (TF1)
 - ☐External Interrupt 0 (INT0)
 - ☐External Interrupt 1(INT1)
 - □ Serial Port events (buffer full, buffer empty, etc) Interrupt (R1=T1)

8051 Interrupts

- Each interrupt has a specific place in code memory where program execution (interrupt service routine) begins.
 - □External Interrupt 0: 0003 H
 - ☐ Timer 0 overflow: 000B H
 - □External Interrupt 1: 0013 H
 - ☐ Timer 1 overflow: 001B H
 - □ Serial Interrupt: 0023 H
 - (Interrupt lists above in the decreasing order of priority)