# INDIAN INSTITUTE OF TECHNOLGY ROPAR



**EE-301 Analog Circuits** 

## **Course Project**

Designing Cascode amplifier and Current mirror schematic and layout for 180nm and 22nm technology

**Submitted by:** 

Yash Vardhan Bhardwaj

2021EEB1226

## **Objective:**

Design of cascode amplifier and cascode current mirror in schematic and layout using LTspice and Magic in 180 nm (supply 1.8 V) technology and only schematic of cascode amplifier, beta multiplier and cascode current mirror in 22 nm (supply 0.8 V) technology node to see the effect of lowering the technology node.

## **Design specifications:**

- $V_{DD} = 1.8 \text{ V } (180 \text{nm}) \text{ and } 0.8 \text{V } (22 \text{nm})$
- **❖**  $A_V = 20 \text{ V/V}$
- Power dissipation  $(P_D) < 5 \text{ mW}$
- ightharpoonup Load Capacitance ( $C_L$ ) = 1 pF
- ❖ Unity Gain Bandwidth (UGB) > 500 KHz.

#### **Theory:**


Beta multiplier circuit: The beta multiplier circuit is an example of positive feedback. The resistor is added to stabilize the close loop gain of the circuit by requiring higher  $V_{GS}$ . The beta multiplier current reference circuit is an alternative method for (potentially) getting a PTAT-like current without utilizing bipolar transistors.

<u>Cascode current mirror</u>: The output  $(V_{biasp})$  of the beta multiplier circuit is fed to the input of the current mirror. The outputs of the circuit are Vbias1, Vbias2, and Vbias3, which are used in the cascode amplifier stage for biasing of the circuit.


Cascode amplifier: It consists of a common source stage (CS) with a common gate stage (CG). Compared to a single amplifier stage, this combination may have one or more characteristics: higher input-output isolation, higher input impedance, high output impedance, and higher bandwidth. The bottom transistor's source and drain terminals have virtually constant voltage levels, and there is nothing to provide gate feedback. Whereas the higher transistor likewise keeps the source and gate terminal voltages constant. There are only output and input nodes with the appropriate voltage values.

# 180nm Technology


## **Beta Multiplier Circuit:**




## **Current Mirror:**



## **Cascode Amplifier:**



## **Calculations:**



```
For saturation in M3
          Vos > VGS - Vtn
          0.4 > Voias -0.4 -0.5
            | Voias < 1.3V |
For saturation in M2
          Vos < Vos - Vth
         -0.6 < Vbias - 1.4 + 0.5 =) [Vbias > 0.3 V]
For saturation in Mi
             VDS < VGS - Vtn
           -0.4 < Vbide 1 +0.5 =) Vbias 1 >0.4V
   nous me have gmy = 125-67 MS
      In saturation,
        ID = 1 unCox & W (Vos-Vtn) for My
           In = 12 gmu (VGS-VIN)
         In = 1 x125.67 x106. (0.15)
         ID ≈ 9.42 MA
                                  ( Hence P < 5mW
AS ID < 1.11mA)
    now using this current to find
                 for all mostets
     For M4 , 9.42 × 10 = 1 × 350× 10 6 W × (0.15)2
                     \frac{\omega}{L} = \frac{9.42 \times 2}{350 \times (0.15)^2} \approx 3
```

For M<sub>2</sub>

$$I_D = \frac{1}{2} \times 350 \times \frac{w}{L} \times (0.6 - 0.5)^2 = 9.42 \times 10^6$$

$$\frac{w}{L} \approx 6$$
For M<sub>2</sub>

$$I_D = \frac{1}{2} \times \frac{40}{10} \times 10^6 \times \frac{w}{L} (0.65 + 0.5)^2 = 9.42 \times 10^6$$

$$\frac{w}{L} \approx \frac{12}{2} \times \frac{40}{10} \times 10^6 \times \frac{w}{L} \times (-0.6 + 0.5)^2 = 9.42 \times 10^6$$
For M<sub>1</sub>

$$I_D = \frac{1}{2} \times \frac{40}{10} \times 10^6 \times \frac{w}{L} \times (-0.6 + 0.5)^2 = 9.42 \times 10^6$$

$$\frac{w}{L} \approx 27$$
The actual values and  $\frac{w}{L} \times (-0.6 + 0.5)^2 = 9.42 \times 10^6$ 
in the LTspice simulation may differ from the above obtained values so as to obtain the target specification. This difference occurs due to non-idealities in the models used.

## **Results:**

## W/L ratios for current mirror:

MOSFET	W/L Ratio
M13	360/360
M14	360/180
M15	425/180
M16	9000/180
M17	1800/360
M18	2800/180
M19	2800/180
M20	13650/180
M21	6000/180
M22	555/360
M23	3600/180
M24	1100/180


## W/L for cascode amplifier:

MOSFET	W/L Ratio
M25	1060/180
M26	1110/180
M27	1490/180
M28	1595/180


### **Bias voltages:**

$$V_bias1 = 1V$$
  $V_bias2 = 0.9V$   $V_bias3 = 0.75V$ 

$$V_{bias4}$$
 (DC offset in source) = 0.65 $V_{biasp}$  = 1.29 $V_{biasp}$ 



#### **Output and Input waveform:**




Input voltage amplitude (small signal) = 5 mV

Output voltage amplitude = 110 mV

Gain = Vout/ Vin = 110/5 = 22 V/V = 26.84 dB (at input frequency of 500 kHz)

### **AC response:**




Hence, we have achieved:


- ❖ Power dissipation less than 5mW
- ❖ UGB greater than 500kHz (more than 1MHz for our amplifier)
- ❖ Gain 26.84 dB for 500kHz input frequency

## 22nm technology


## **Beta multiplier circuit:**




#### **Current mirror:**



## **Cascode amplifier:**



## **Calculations:**



```
now to place pole frequency (3-dB) at IMHz
                2TIRout C
            Rout = \frac{1}{2\pi \times 10^6 \times 10^{12}} = 159.15 \, \text{K}\Omega
       Av = 20 = Gm Rout
           For cascade amplifier,
            Gm = gm4
           20 = gmy. 159.15 × 103
                     gmy = 125.67 MS
                                        Ptotal 53 5mW
     In saturation for My
                                        Assuming cascode amplifier consumes amw alone.
     In = 1 un Cox w (Vos-Van)2
                                        VDD. ID K 2 mW
     In = * * * * * * 2 gmy · (V66-Vm)
                                        13 < 2×10-3
                                       0.8
ID < 2.5mA
    I_{D} = \frac{1}{2} \times 125.67 \times 10^{6} (0.121)
                                                  0.8
       = 7.6 MA
   =) ID = 7.6 UA < 2.5 mA
       =) ID = 7.6 MA
To find W/L
                 so gmy = un Cox W (V65 -Vth)
               125.67 = $100xw (0.121)
                     <u>r</u> ≈ 11
```

For 
$$M_3$$
,

$$I_0 = \frac{1}{2} \text{ um}(0x) \frac{W}{L} \times (V_{65} - V_{7b})^2$$

$$7.6 = \frac{1}{2} \times 100 \times \frac{W}{L} \times (0.95 - 0.3)^2$$

$$W = \frac{e^2 \times 7.6}{100 \times (0.15)^2} = \frac{W}{L} \approx 7$$
For  $M_1$ 

$$I_0 = \frac{1}{2} \text{ up}(0x) \frac{W}{L} \left(V_{65} - V_{7b}\right)^2 = \frac{1}{2} \text{ up}(0x) \frac{W}{L} \left(V_{65} - V_{7b}\right)^2 = \frac{1}{2} \times 50 \times \frac{W}{L} \left(\frac{0.095}{2}\right)^2 = 7.6$$

$$I_0 = \frac{1}{2} \times 50 \times \frac{W}{L} \left(\frac{0.095}{2}\right)^2 = 7.6$$

$$W \approx 34$$
The actual values of bias voltages and  $W_{1}$  ratios may differ from the values used un LTspice of to may differ from the values used un LTspice of the amplifier. These meet the target specifications of the amplifier. These meet the target specifications of the amplifier. These meet the target specifications of the amplifier model.

## **Results:**

#### W/L ratios for cascode current mirror:


MOSFET	W/L ratio
M1	45/44
M2	109/22
M3	111/22
M4	290/22
M5	179/22
M6	44/22
M7	162/22
M8	2200/22
M9	264/22
M10	34/22
M11	264/22
M12	4400/22

## W/L Ratio for cascode amplifier:


MOSFET	W/L ratio
M25	425/22
M26	1660/132
M27	11000/44
M28	17000/44

#### Bias voltage:

$$V_bias4$$
 (DC offset in source) = 0.421V  $V_biasp = 0.455V$ 



#### **Output and input waveform:**




Input voltage amplitude (small signal) = 5 mV

Output voltage amplitude = 95 mV

Gain = Vout/Vin = 95/5 = 19 V/V = 25.57 dB (at input frequency of 500 kHz)

#### **AC response:**



Hence, we have achieved:


- ❖ Power dissipation less than 5mW
- ❖ UGB greater than 500kHz (more than 1MHz for our amplifier)
- ❖ Gain 25.57 dB for 500kHz input frequency

## Magic Layout for 180nm technology


## **Procedure:**

- ❖ P-diffusion (along with n-well) and N-diffusion were used for PMOS and NMOS respectively.
- ❖ The contacts on drain/source were made using nd-contact and pd-contact.
- ❖ The connections were laid using metal-1.
- ❖ The connection to Vdd and ground were made using n-substrate contact and p-substrate contact.
- ❖ The gate was laid using polysilicon and gate contact using polycontact.

#### **Cascode Current Mirror Layout:**



### **Cascode Amplifier Layout:**



## **Conclusion:**

The project results indicate that the target performance was successfully achieved for both the 180nm and 22nm technology files, while adhering to the specified constraints, in the case of a cascaded amplifier biased through a current mirror. Furthermore, the layout for the cascode amplifier was meticulously crafted in accordance with the prescribed design guidelines using the Magic tool.