

## CS 380 - GPU and GPGPU Programming Lecture 4: GPU Architecture, Pt. 2


Markus Hadwiger, KAUST

#### Reading Assignment #2 (until Sep 9)



#### Read (required):

- Orange book (GLSL), Chapter 4
   (The OpenGL Programmable Pipeline)
- Nice brief overviews of GLSL and legacy assembly shading language https://en.wikipedia.org/wiki/OpenGL\_Shading\_Language https://en.wikipedia.org/wiki/ARB\_assembly\_language



Read:

```
https://en.wikipedia.org/wiki/Instruction_pipelining
https://en.wikipedia.org/wiki/Classic RISC pipeline
```


• Get an overview of NVIDIA Hopper (H100) Tensor Core GPU white paper: https://resources.nvidia.com/en-us-tensor-core

#### Read (optional):

• GPU Gems 2 book, Chapter 30
(The GeForce 6 Series GPU Architecture)
http://download.nvidia.com/developer/GPU Gems 2/GPU Gems2 ch30.pdf

#### Fragment Processor





#### A diffuse reflectance shader

```
sampler mySamp;
Texture2D<float3> myTex;
float3 lightDir;
float4 diffuseShader(float3 norm, float2 uv)
{
  float3 kd;
  kd = myTex.Sample(mySamp, uv);
  kd *= clamp( dot(lightDir, norm), 0.0, 1.0);
  return float4(kd, 1.0);
}
```

Independent, but no explicit parallelism

## Compile shader

1 unshaded fragment input record



```
sampler mySamp;
Texture2D<float3> myTex;
float3 lightDir;

float4 diffuseShader(float3 norm, float2 uv)
{
   float3 kd;
   kd = myTex.Sample(mySamp, uv);
   kd *= clamp ( dot(lightDir, norm), 0.0, 1.0);
   return float4(kd, 1.0);
}
```





<diff< th=""><th>fuses</th><th>Shade</th><th>er&gt;:</th><th></th></diff<>	fuses	Shade	er>:	
samp]	le re	), v	1, t0, s	9
mul	r3,	v0,	cb0[0]	
madd	r3,	v1,	cb0[1],	r3
madd	r3,	v2,	cb0[2],	r3
clmp	r3,	r3,	1(0.0),	1(1.0)
mul	00,	r0,	r3	
mul	о1,	r1,	r3	
mul	ο2,	r2,	r3	
mov	ο3,	1(1	.0)	





1 shaded fragment output record















<diffuseshader>:</diffuseshader>
sample r0, v4, t0, s0
mul r3, v0, cb0[0]
madd r3, v1, cb0[1], r3
madd r3, v2, cb0[2], r3
clmp r3, r3, l(0.0), l(1.0)
mul 00, r0, r3
mul o1, r1, r3
mul o2, r2, r3
mov o3, 1(1.0)






#### Per-Pixel(Fragment) Lighting



Simulating smooth surfaces by calculating illumination for each fragment Example: specular highlights (Phong illumination/shading)

Phong shading: per-fragment evaluation

Gouraud shading: linear interpolation from vertices



#### Per-Pixel Phong Lighting (Cg)



```
void main(float4 position : TEXCOORD0,
         float3 normal : TEXCOORD1,
      out float4 oColor : COLOR,
  uniform float3 ambientCol,
  uniform float3 lightCol,
  uniform float3 lightPos,
 uniform float3 eyePos,
  uniform float3 Ka,
  uniform float3 Kd,
  uniform float3 Ks,
  uniform float shiny)
```

#### Per-Pixel Phong Lighting (Cg)



```
float3 P = position.xyz;
float3 N = normal;
float3 V = normalize(eyePosition - P);
float3 H = normalize(L + V);
float3 ambient = Ka * ambientCol;
float3 L = normalize(lightPos - P);
float diffLight = max(dot(L, N), 0);
float3 diffuse = Kd * lightCol * diffLight;
float specLight = pow(max(dot(H, N), 0), shiny);
float3 specular = Ks * lightCol * specLight;
oColor.xyz = ambient + diffuse + specular;
oColor.w = 1;
```

# **GPU Architecture: General Architecture**

#### Concepts: Latency vs. Throughput



#### Latency

- What is the time between start and finish of an operation/computation?
- How long does it take between starting to execute an instruction until the execution is actually finished?
- Examples: 1 FP32 MUL instruction; 1 vertex computation, ...

#### **Throughput**

- How many computations (operations/instructions) finish per time unit?
- How many instructions of a certain type (e.g., FP32 MUL) finish per time unit (per clock cycle, per second)?

GPUs: *High-throughput execution* (at the expense of latency) (but: *hide* latencies to avoid throughput going down)

#### Concepts: Types of Parallelism



#### Instruction level parallelism (ILP)

- In single instruction stream: Can consecutive instructions/operations be executed in parallel? (Because they don't have a dependency)
- To exploit ILP: Execute independent instructions in parallel (e.g., superscalar processors)
- On GPUs: also important, but much less than TLP (compare, e.g., Kepler with current GPUs)

#### Thread level parallelism (TLP)

- Exploit that by definition operations in different threads are independent (if no explicit communication/synchronization is used)
- To exploit TLP: Execute operations/instructions from multiple threads in parallel
- On GPUs: main type of parallelism

#### (more types:

- Bit-level parallelism (processor word size: 64 bits instead of 32, etc.)
- Data parallelism (SIMD, but also SIMT), task parallelism, ...)

#### Concepts: Latency Hiding



It's not about latency of single operation or group of operations, it's about avoiding that the *throughput* goes below peak

Hide latency that *does* occur for one instruction (group) by executing a different instruction (group) as soon as current one stalls:

→ Total throughput does not go down

#### In GPUs, hide latencies via:

- TLP: pull independent, not-stalling instruction from other thread group
- ILP: pull independent instruction from down the inst. stream in same thread group
- Depending on GPU: TLP often sufficient, but sometimes also need ILP
- However: If in one cycle TLP doesn't work, ILP can jump in or vice versa



# From Shader Code to a **Teraflop**: How Shader Cores Work

Kayvon Fatahalian Stanford University

#### Where this is going...



#### Summary: three key ideas for high-throughput execution

- 1. Use many "slimmed down cores," run them in parallel
- 2. Pack cores full of ALUs (by sharing instruction stream overhead across groups of fragments)
  - Option 1: Explicit SIMD vector instructions
  - Option 2: Implicit sharing managed by hardware
- 3. Avoid latency stalls by interleaving execution of many groups of fragments
  - When one group stalls, work on another group

#### Where this is going...




#### Summary: three key ideas for high-throughput execution

- 1. Use many "slimmed down cores," run them in parallel
- 2. Pack cores full of ALUs (by sharing instruction stream overhead across groups of fragments)
  - Option 1: Explicit SIMD vector instructions
  - Option 2: Implicit sharing managed by hardware

GPUs are here! (usually)

- 3. Avoid latency stalls by interleaving execution of many groups of fragments
  - When one group stalls, work on another group

#### What's in a GPU?



Heterogeneous chip multi-processor (highly tuned for graphics)

#### A diffuse reflectance shader

```
sampler mySamp;
Texture2D<float3> myTex;
float3 lightDir;
float4 diffuseShader(float3 norm, float2 uv)
{
  float3 kd;
  kd = myTex.Sample(mySamp, uv);
  kd *= clamp( dot(lightDir, norm), 0.0, 1.0);
  return float4(kd, 1.0);
}
```

Independent, but no explicit parallelism

## Compile shader

1 unshaded fragment input record



```
sampler mySamp;
Texture2D<float3> myTex;
float3 lightDir;

float4 diffuseShader(float3 norm, float2 uv)
{
   float3 kd;
   kd = myTex.Sample(mySamp, uv);
   kd *= clamp ( dot(lightDir, norm), 0.0, 1.0);
   return float4(kd, 1.0);
}
```




<diff< td=""><td>useS</td><td>hade</td><td>er&gt;:</td><td></td><td></td></diff<>	useS	hade	er>:		
sampl	e re	), v4	, t0,	s0	
mul	r3,	v0,	cb0[0]		
madd	r3,	v1,	cb0[1]	,	r3
madd	r3,	v2,	cb0[2]	,	r3
clmp	r3,	r3,	1(0.0)	,	1(1.0)
mul	00,	r0,	r3		
mul	01,	r1,	r3		
mul	ο2,	r2,	r3		
mov	ο3,	1(1.	0)		



1 shaded fragment output record












<diffuseshader>:</diffuseshader>						
sample r0, v4, t0, s0						
mul r3, v0, cb0[0]						
madd r3, v1, cb0[1], r3						
madd r3, v2, cb0[2], r3						
clmp r3, r3, l(0.0), l(1.0)						
mul 00, r0, r3						
mul o1, r1, r3						
mul o2, r2, r3						
mov o3, 1(1.0)						


































<diffuseshader>:</diffuseshader>						
sample r0, v4, t0, s0						
mul r3, v0, cb0[0]						
madd r3, v1, cb0[1], r3						
madd r3, v2, cb0[2], r3						
clmp r3, r3, l(0.0), l(1.0)						
mul 00, r0, r3						
mul o1, r1, r3						
mul o2, r2, r3						
mov o3, 1(1.0)						






## CPU-"style" cores



#### Idea #1: Slim down



## Two cores (two fragments in parallel)


#### fragment 1














#### fragment 2






<diffuseShader>:
 sample r0, v4, t0, s0
mu1 r3, v0, cb0[0]
madd r3, v1, cb0[1], r3
madd r3, v2, cb0[2], r3
 clmp r3, r3, 1(0.0), 1(1.0)
mu1 o0, r0, r3
mu1 o1, r1, r3
mu1 o2, r2, r3
mov o3, 1(1.0)






## Four cores (four fragments in parallel)




## Sixteen cores (sixteen fragments in parallel)



16 cores = 16 simultaneous instruction streams


## Instruction stream sharing



But... many fragments should be able to share an instruction stream! → **big idea #2!** 

```
<diffuseShader>:
sample r0, v4, t0, s0
mul r3, v0, cb0[0]
madd r3, v1, cb0[1], r3
madd r3, v2, cb0[2], r3
clmp r3, r3, l(0.0), l(1.0)
mul o0, r0, r3
mul o1, r1, r3
mul o2, r2, r3
mov o3, l(1.0)
```

#### Idea #2: Add ALUs




Idea #2:


Amortize cost/complexity of managing an instruction stream across many ALUs

SIMD processing

(or SIMT, SPMD)

#### How does shader execution behave?






Original compiled shader:

Processes one fragment using scalar ops on scalar registers


#### How does shader execution behave?




Actually executed shader:


Processes 8 fragments using "vector ops" on "vector registers" (Caveat: This does NOT mean there are actual vector instructions/cores/regs! See later slide.)

#### How does shader execution behave?





## 128 fragments in parallel




**16** cores = **128** ALUs

= 16 simultaneous instruction streams

128 [

vertices / fragments
 primitives
 CUDA threads
 OpenCL work items
compute shader threads


## ] in parallel



#### Clarification

#### SIMD processing does not imply SIMD instructions

- Option 1: Explicit vector instructions
  - Intel/AMD x86 MMX/SSE/AVX(2), Intel Larrabee/Xeon Phi/ ...
- Option 2: Scalar instructions, implicit HW vectorization
  - HW determines instruction stream sharing across ALUs (amount of sharing hidden from software, i.e., not in ISA)
  - NVIDIA GeForce ("SIMT" warps), AMD Radeon/GNC/RDNA(2)



In practice: 16 to 64 fragments share an instruction stream

