

# CS 380 - GPU and GPGPU Programming Lecture 2: Introduction, Pt. 2

Markus Hadwiger, KAUST

# Reading Assignment #1 (until Sep 2)



### Read (required):

- Programming Mass. Parallel Proc. book, 4th ed., Chapter 1 (*Introduction*)
- Programming Mass. Parallel Proc. book, 2<sup>nd</sup> ed., Chapter 2 (*History of GPU Computing*)
- OpenGL Shading Language (orange) book, Chapter 1 (Review of OpenGL Basics)

#### Read (optional):

- OpenGL Shading Language 4.6 (current: Aug 14, 2023) specification: Chapter 2
   https://www.khronos.org/registry/OpenGL/specs/gl/GLSLangSpec.4.60.pdf
- Download OpenGL 4.6 (current: May 5, 2022) specification

  https://www.khronos.org/registry/OpenGL/specs/gl/glspec46.core.pdf

### What are GPUs?




### **Graphics** Processing Units

#### But evolved toward

- Very flexible, massively parallel floating point co-processors
- But not entirely programmable!
- Fixed-function parts have definite advantages (e.g., texture filtering, z-buffering)

### We will cover both perspectives


- GPUs for graphics
- GPU computing (GPGPU general purpose computation on GPU)






Theoretical GFLOP/s


### **Peak Performance**




# Peak Performance













# RISE OF GPU COMPUTING






Original data up to the year 2010 collected and plotted by M. Horowitz, F. Labonte, O. Shacham, K. Olukotun, L. Hammond, and C. Batten New plot and data collected for 2010-2015 by K. Rupp

# **GPU Architectures Over the Years**




# **GPU Roadmap**




### **GPU Architectures Over the Years**






# **GPU Architectures Over the Years**







# NVIDIA Architectures (since first CUDA GPU)



#### Tesla [CC 1.x]: 2007-2009

• G80, G9x: 2007 (Geforce 8800, ...) GT200: 2008/2009 (GTX 280, ...)

#### Fermi [CC 2.x]: 2010 (2011, 2012, 2013, ...)

• GF100, ... (GTX 480, ...) GF104, ... (GTX 460, ...) GF110, ... (GTX 580, ...)

#### Kepler [CC 3.x]: 2012 (2013, 2014, 2016, ...)

• GK104, ... (GTX 680, ...) GK110, ... (GTX 780, GTX Titan, ...)

#### Maxwell [CC 5.x]: 2015

GM107, ... (GTX 750Ti, ...)
 GM204, ... (GTX 980, Titan X, ...)

#### Pascal [CC 6.x]: 2016 (2017, 2018, 2021, 2022, ...)

- GP100 (Tesla P100, ...)
- GP10x: x=2,4,6,7,8, ... (GTX 1060, 1070, 1080, Titan X *Pascal*, Titan Xp, ...)

#### Volta [CC 7.0, 7.2]: 2017/2018

GV100, ...
(Tesla V100, Titan V, Quadro GV100, ...)

#### Turing [CC 7.5]: 2018/2019

TU102, TU104, TU106, TU116, TU117, ...
 (Titan RTX, RTX 2070, 2080 (Ti), GTX 1650, 1660, ...)

#### Ampere [CC 8.0, 8.6, 8.7]: 2020

GA100, GA102, GA104, GA106, ...
 (A100, RTX 3070, 3080, 3090 (Ti), RTX A6000, ...)

#### Hopper [CC 9.0], Ada Lovelace [CC 8.9]: 2022/23

GH100, AD102, AD103, AD104, ...
 (H100, L40, RTX 4080 (12/16 GB), 4090, RTX 6000, ...)

#### Blackwell [CC 10.0]: coming in 2024/25

 GB200/GB202, GB20x, ...? (RTX 5080/5090, GB200 NVL72, HGX B100/200, ...?)

# Recent Updates (1): Hopper



### **NVIDIA Hopper architecture (2022)**

https://en.wikipedia.org/wiki/Hopper\_(microarchitecture)

### Hopper Whitepaper:

https://resources.nvidia.com/en-us-tensor-core/gtc22-whitepaper-hopper/


### H100 (Hopper):

https://www.nvidia.com/en-us/data-center/h100/

H100 has up to 18,432 FP32 CUDA cores (max arch) (H100 SXM5: 16,896; H100 PCIe: 14,592)

# Recent Updates (1): Hopper





**NVIDIA H100 SXM5** 

# Recent Updates (1): Hopper






NVIDIA Grace Hopper Superchip (Grace CPU + Hopper GPU)

# NVIDIA Hopper GH100 Architecture (2022)



GH 100 (H100 Tensor Core GPU) Full GPU: 144 SMs (in 8 GPCs/72 TPCs)




### **NVIDIA GH100 SM**

#### CC 9.0 Multiprocessor

- 128 FP32 + 64 INT32 cores
- 64 FP64 cores
- 4x 4<sup>th</sup> gen tensor cores
- ++ thread block clusters, DPX insts., FP8, TMA

### 4 partitions inside SM

- 32 FP32 + 16 INT32 cores
- 16 FP64 cores
- 8x LD/ST units each
- 1x 4<sup>th</sup> gen tensor core each
- Each has: warp scheduler, dispatch unit, 16K register file



# NVIDIA Hopper GH100 Architecture (2022)



GH 100 (H100) Full GPU: 144 SMs (in 8 GPCs/72 TPCs)

- 64K 32-bit registers / SM = 256 KB register storage per SM
- 256 KB shared memory / L1 per SM

For 144 SMs on full GPU [SXM5: 132; PCIe: 114]

- 36 MB register storage, 36 MB shared mem / L1 storage =
   72 MB context+"shared context" storage!
- L2 cache size on H100: 50 MB
- 18,432 FP32 cores (128 FP32 cores per SM)
- 294,912 max threads in flight (max warps / SM = 64)

# Recent Updates (2): Ada



### **NVIDIA Ada (Lovelace) (2022/2023)**

https://en.wikipedia.org/wiki/Ada\_Lovelace\_(microarchitecture)

#### Geforce 40-series:

https://en.wikipedia.org/wiki/GeForce\_40\_series/

RTX 4090 has 16,384 FP32 CUDA cores

# NVIDIA Ada Lovelace AD102 Architecture (2022)



AD 102 (RTX 4090, ...)

Full RTX 4090: 128 SMs (in 11 GPCs/64 TPCs)



### **NVIDIA AD102 SM**

### Multiprocessor: SM (CC 8.9)

- 128 (64+64) FP32 + 64 INT32 cores
- 2 (!) FP64 cores (not in diagram)
- 4x 4<sup>th</sup> gen tensor cores
- 1x 3<sup>rd</sup> gen RT (ray tracing) core
- ++ thread block clusters, FP8, ... (?)

#### 4 partitions inside SM

- 32 (16+16) FP32 + 16 INT32 cores
- 4x LD/ST units; 4 SFUs each
- 1x 4<sup>th</sup> gen tensor core each
- Each has: warp scheduler, dispatch unit, 16K register file



# NVIDIA Ada Lovelace AD10x Architecture (2022)



AD 10x / AD 102 (RTX 4090)

Full GPU: 144 SMs (in 12 GPCs/72 TPCs)

- 64K 32-bit registers / SM = 256 KB register storage per SM
- 128 KB shared memory / L1 per SM

For 144 SMs on full GPU [RTX 4090: 128; RTX 4080 16GB: 76; RTX 4080 12GB: 60]

- 36 MB register storage, 18 MB shared mem / L1 storage =
   54 MB context+"shared context" storage!
- L2 cache size on RTX 4090: 72 MB
- 18,432 FP32 cores (128 FP32 cores per SM) [RTX 4090: 16,384]
- 294,912 max threads in flight (max warps / SM = 64) [RTX 4090: 262,144]



### **NVIDIA Blackwell architecture (2024/2025)**

https://en.wikipedia.org/wiki/Blackwell\_(microarchitecture)


Blackwell Architecture Technical Brief:

https://resources.nvidia.com/en-us-blackwell-architecture/

GB200 NVL72 / GB200 Grace Blackwell Superchip:

https://www.nvidia.com/en-us/data-center/gb200-nv172/





#### **BLACKWELL**


THE LARGEST CHIP PHYSICALLY POSSIBLE

104 billion transistors

TSMC 4NP process

10TB/s NVIDIA High-Bandwidth Interface






### **BLACKWELL GPU**


THE TWO LARGEST DIES POSSIBLE—UNIFIED AS ONE GPU


208 billion transistors

Full-cache coherency









### TWO BLACKWELL GPUs AND ONE GRACE CPU

BUILDING BLOCKS OF THE GB200 SUPERCHIP

384GB of HBM3e

72 Arm Neoverse V2 CPU cores

900GB/s of NVLink-C2C bandwidth

# Comprehensive Overviews and Specs



Wikipedia has many comprehensive lists of architectures and specs

```
https://en.wikipedia.org/wiki/
List_of_Nvidia_graphics_processing_units
```

```
https://en.wikipedia.org/wiki/
  List_of_AMD_graphics_processing_units
```

