

CS 380 - GPU and GPGPU Programming Lecture 5: GPU Architecture, Pt. 2

Markus Hadwiger, KAUST

Reading Assignment #3 (until Sep 20)



Read (required):

- Programming Massively Parallel Processors book, Chapter 1 (Introduction)
- Programming Massively Parallel Processors book, Chapter 2 (History of GPU Comp.)
- OpenGL 4 Shading Language Cookbook, Chapter 2
- OpenGL Shading Language 4.6 specification: Chapter 2
 https://www.khronos.org/registry/OpenGL/specs/gl/glspec46.core.pdf
- Download OpenGL 4.6 specification

 https://www.khronos.org/registry/OpenGL/specs/gl/GLSLangSpec.4.60.pdf

Read (optional):

- GLSL (orange) book, Chapter 7 (OpenGL Shading Language API)
- OpenGL 4 Shading Language Cookbook, Chapter 1

A diffuse reflectance shader

```
sampler mySamp;
Texture2D<float3> myTex;
float3 lightDir;
float4 diffuseShader(float3 norm, float2 uv)
{
  float3 kd;
  kd = myTex.Sample(mySamp, uv);
  kd *= clamp( dot(lightDir, norm), 0.0, 1.0);
  return float4(kd, 1.0);
}
```


Independent, but no explicit parallelism

Per-Pixel(Fragment) Lighting



Simulating smooth surfaces by calculating illumination for each fragment Example: specular highlights (Phong illumination/shading)

fragment Phong shading: Gouraud shading: vertex shader! per-fragment evaluation linear interpolation from vertices shader!





From Shader Code to a **Teraflop**: How Shader Cores Work

Kayvon Fatahalian Stanford University

Part 1: throughput processing

- Three key concepts behind how modern GPU processing cores run code
- Knowing these concepts will help you:
 - Understand space of GPU core (and throughput CPU processing core) designs
 - 2. Optimize shaders/compute kernels
 - 3. Establish intuition: what workloads might benefit from the design of these architectures?


Where this is going...



Summary: three key ideas for high-throughput execution

- 1. Use many "slimmed down cores," run them in parallel
- 2. Pack cores full of ALUs (by sharing instruction stream overhead across groups of fragments)
 - Option 1: Explicit SIMD vector instructions
 - Option 2: Implicit sharing managed by hardware
- 3. Avoid latency stalls by interleaving execution of many groups of fragments
 - When one group stalls, work on another group

What's in a GPU?



Heterogeneous chip multi-processor (highly tuned for graphics)

A diffuse reflectance shader

```
sampler mySamp;
Texture2D<float3> myTex;
float3 lightDir;
float4 diffuseShader(float3 norm, float2 uv)
{
  float3 kd;
  kd = myTex.Sample(mySamp, uv);
  kd *= clamp( dot(lightDir, norm), 0.0, 1.0);
  return float4(kd, 1.0);
}
```

Independent, but no explicit parallelism


Compile shader

1 unshaded fragment input record



```
sampler mySamp;
Texture2D<float3> myTex;
float3 lightDir;


float4 diffuseShader(float3 norm, float2 uv)
{
    float3 kd;
    kd = myTex.Sample(mySamp, uv);
    kd *= clamp ( dot(lightDir, norm), 0.0, 1.0);
    return float4(kd, 1.0);
}
```





1 shaded fragment output record










<diffuseshader>:</diffuseshader>							
sample r0, v4, t0, s0							
mul r3, v0, cb0[0]							
madd r3, v1, cb0[1], r3							
madd r3, v2, cb0[2], r3							
clmp r3, r3, 1(0.0), 1(1.0)							
mul 00, r0, r3							
mul o1, r1, r3							
mul o2, r2, r3							
mov o3, 1(1.0)							
































<diffuseshader>:</diffuseshader>							
sample r0, v4, t0, s0							
mul r3, v0, cb0[0]							
madd r3, v1, cb0[1], r3							
madd r3, v2, cb0[2], r3							
clmp r3, r3, l(0.0), l(1.0)							
mul 00, r0, r3							
mul o1, r1, r3							
mul o2, r2, r3							
mov o3, 1(1.0)							






CPU-"style" cores




Idea #1: Slim down



Two cores (two fragments in parallel)

fragment 1







mul 00, r0, r3
mul 01, r1, r3

mul o2, r2, r3 mov o3, 1(1.0)







fragment 2






<diffuseshader>:</diffuseshader>						
samp]	le re), v4	l, t0, s0)		
mul	r3,	v0,	cb0[0]			
madd	r3,	v1,	cb0[1],	r3		
madd	r3,	v2,	cb0[2],	r3		
clmp	r3,	r3,	1(0.0),	1(1.0)		
mul	00,	r0,	r3			
mul	01,	r1,	r3			
mul	02,	r2,	r3			
mov/	03	1/1	9)			






Four cores (four fragments in parallel)




Sixteen cores (sixteen fragments in parallel)



16 cores = 16 simultaneous instruction streams


Instruction stream sharing




But... many fragments should be able to share an instruction stream!

```
<diffuseShader>:
sample r0, v4, t0, s0
mul r3, v0, cb0[0]
madd r3, v1, cb0[1], r3
madd r3, v2, cb0[2], r3
clmp r3, r3, l(0.0), l(1.0)
mul o0, r0, r3
mul o1, r1, r3
mul o2, r2, r3
mov o3, l(1.0)
```

Recall: simple processing core



Idea #2: Add ALUs




Idea #2:


Amortize cost/complexity of managing an instruction stream across many ALUs

SIMD processing

(or SIMT, SPMD)

Modifying the shader







Original compiled shader:

Processes one fragment using scalar ops on scalar registers

Modifying the shader







New compiled shader:


Processes 8 fragments using "vector ops" on "vector registers" (Caveat: This does NOT mean there are actual vector instructions or cores! See later slide.)

Modifying the shader





128 fragments in parallel




16 cores = 128 ALUs

= 16 simultaneous instruction streams

128 [

vertices / fragments
primitives
CUDA threads
OpenCL work items


] in parallel



Clarification

SIMD processing does not imply SIMD instructions

- Option 1: Explicit vector instructions
 - Intel/AMD x86 SSE, Intel Larrabee
- Option 2: Scalar instructions, implicit HW vectorization
 - HW determines instruction stream sharing across ALUs (amount of sharing hidden from software)
 - NVIDIA GeForce ("SIMT" warps), AMD Radeon architectures



In practice: 16 to 64 fragments share an instruction stream

