

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
3 July 2003 (03.07.2003)


PCT

(10) International Publication Number
WO 03/055126 A1

- (51) International Patent Classification⁷: **H04L 7/00**
- (21) International Application Number: PCT/US01/44028
- (22) International Filing Date:
6 November 2001 (06.11.2001)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:
09/709,727 10 November 2000 (10.11.2000) US
- (71) Applicant: **MOTOROLA INC.** [US/US]; 1303 East Algonquin Road, Schaumburg, IL 60196 (US).
- (72) Inventors: **CHEN, Weizhong**; 416 Pin Oak Trail, Keller, TX 76248 (US). **DEHNER, Leo**; 1903 Waterlily Drive, Southlake, TX 76092 (US).
- (74) Agents: **BOWLER, Roland, K.** et al.; AN475, 600 North US Highway 45, Libertyville, IL 60048 (US).
- (81) Designated States (*national*): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, PH, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZW.
- (84) Designated States (*regional*): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

[Continued on next page]

(54) Title: METHOD AND APPARATUS FOR ESTABLISHING SYNCHRONIZATION WITH A SYNCHRONIZATION SIGNAL



(57) Abstract: A synchronization signal includes a plurality of predetermined synchronization symbols shaped by a predetermined symbol pulse. A receiver (100) receives (202) a signal including the synchronization signal, and a processor (106) determines (204) a first plurality of cross-correlations between the predetermined symbol pulse and the received signal. The processor calculates (206) a plurality of sums of products of the plurality of predetermined synchronization symbols and a predetermined subset of the first plurality of cross-correlations. The plurality of sums are mathematically equivalent to a second plurality of cross-correlations between the synchronization signal and the received signal. The processor locates (208) a peak of the plurality of sums to establish receiver synchronization.



Published:

— with international search report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

METHOD AND APPARATUS FOR ESTABLISHING SYNCHRONIZATION WITH A SYNCHRONIZATION SIGNAL

Related Application

5

Application Docket No. PF02052NA, filed concurrently herewith by Chen et al., entitled "METHOD AND APPARATUS IN A WIRELESS COMMUNICATION SYSTEM FOR FACILITATING DETECTION OF, AND SYNCHRONIZATION WITH, A PREDETERMINED SYNCHRONIZATION SIGNAL" is a related application. Said

10 application is hereby incorporated herein by reference.

Field of the Invention

15

This invention relates in general to wireless communication systems, and more specifically to a method and apparatus for establishing synchronization with a synchronization signal

Background of the Invention

20

A digital communication receiver must establish synchronization with a received signal before decoding the information in the received signal. One synchronization technique has been to perform a plurality of cross-correlations between a known synchronization pattern and the received signal, each cross-correlation calculated for a different portion of the received signal, until a point of highest correlation is detected.

25

Some systems, such as Bluetooth, utilize rather lengthy synchronization signals, causing a straightforward calculation of the cross-correlation values to require large amounts of memory and processing. Such a requirement is undesirable, especially in portable, battery-powered devices.

30

Thus, what is needed is an efficient method and apparatus for establishing synchronization with a received signal. Preferably, the method and apparatus will not require large amounts of memory and processing.

Brief Description of the Drawings

FIG. 1 is an electrical block diagram of an exemplary communication receiver in accordance with the present invention.

5 FIG. 2 is a first flow diagram depicting a synchronization technique used in the communication receiver in accordance with the present invention.

FIG. 3 is a second flow diagram depicting an efficient implementation for calculating the cross-correlation for a frequency shift keyed channel in accordance with the present invention.

10 FIG. 4 is a third flow diagram depicting an efficient implementation for calculating the cross-correlation for a phase shift keyed channel in accordance with the present invention.

FIG. 5 is a fourth flow diagram depicting an efficient implementation for calculating the cross-correlation for a phase shift keyed channel with carrier error in accordance with
15 the present invention.

Detailed Description of the Drawings

Referring to FIG. 1, an electrical block diagram depicts an exemplary communication
20 receiver 100 in accordance with the present invention comprising a conventional receiver front end 102 for receiving and demodulating a received signal. The receiver 100 further comprises a processor 106 coupled to the receiver front end 102 for processing the received signal to establish synchronization with a synchronization signal present in the received signal. The synchronization signal preferably comprises a plurality of
25 predetermined synchronization symbols, each shaped by a predetermined symbol pulse. The receiver 100 also includes a memory 108 coupled to the processor 106 for storing operating variables and software for programming the processor. It will be appreciated that, alternatively, the processor 106 can be arranged such that the memory 108 is included as an integral component of the processor, and that the functions of the processor 106 and
30 the memory 108 can also be manufactured as an application-specific integrated circuit (ASIC).

The memory 108 comprises a communication control program 110 for programming the processor 106 to control the communications of the receiver 100 through well-known techniques. The memory 108 also includes a location 112 for storing the predetermined symbols and information describing the predetermined symbol pulse. In addition the
5 memory 108 has a location for storing received signal samples 114 being used for various computations. The memory 108 further comprises a symbol pulse-received signal cross-correlation program 116 for programming the processor 106 to determine a first plurality of cross-correlations between the predetermined symbol pulse and the received signal.

The memory 108 also includes a sums of products calculation program 118 for
10 programming the processor 106 to calculate a plurality of sums of products of the plurality of predetermined synchronization symbols and a predetermined subset of the first plurality of cross-correlations. The programs 116, 118 operate such that the plurality of sums are mathematically equivalent to a second plurality of cross-correlations between the synchronization signal and the received signal, but are advantageously much less
15 computationally intense and more memory efficient. In addition, the memory 108 includes a peak location program 120 for programming the processor 106 to locate a peak of the plurality of sums to establish receiver synchronization. The memory further comprises a phase estimation program 122 for programming the processor 106 to estimate the phase of a complex signal. The memory 108 also includes a carrier error compensation program
20 124 for programming the processor 106 to compensate the plurality of sums for a predetermined plurality of trial carrier errors, thereby generating a plurality of compensated sums. In addition, the memory 108 includes a carrier error estimation program 126 for programming the processor 106 to identify one of the plurality of trial carrier errors which produces a largest magnitude squared value of the plurality of
25 compensated sums as the estimated carrier error for the receiver 100. Operation of the receiver 100 in accordance with the present invention will be described further below.

FIG. 2 is a first flow diagram 200 depicting a general synchronization technique used in the communication receiver 100 in accordance with the present invention. The diagram 200 begins with the processor 106 receiving 202 a signal including the synchronization
30 signal. As the samples of the received signal arrive, the processor 106 determines 204 a first plurality of cross-correlations between the predetermined symbol pulse and the received signal. The processor 106 also calculates 206 a plurality of sums of products of

the plurality of predetermined synchronization symbols and a predetermined subset of the first plurality of cross-correlations, the plurality of sums being mathematically equivalent to a second plurality of cross-correlations between the synchronization signal and the received signal. When at step 210 the particular embodiment of the present invention is for
5 a received signal and synchronization symbols which are not complex valued, the processor 106 locates 208 the peak of the plurality of sums to establish the receiver synchronization. The processor 106 then estimates the carrier error through well-known techniques, and the process ends.

If, on the other hand, the embodiment is for a received signal and synchronization
10 symbols which are complex valued, at step 210 the flow moves to step 216, where the processor 106 checks 216 whether the particular embodiment also performs carrier error correction. If not, the processor 106 finds 214 the peak, preferably by locating the one of the plurality of sums having the largest magnitude squared value. The processor 106 then estimates the phase that will be used for coherent symbol recovery from the phase of one
15 of the plurality of sums coincident with the peak.

If, on the other hand, at step 216 carrier error detection is to be performed, then the processor 106 compensates 218 the plurality of sums for a predetermined plurality of carrier errors, thereby generating a plurality of compensated sums. The processor 106 then identifies 220 one of the plurality of carrier errors which produces a largest magnitude
20 squared value of the plurality of compensated sums as the estimated carrier error for the receiver. The processor 106 determines 222 the timing of the received signal from the plurality of compensated sums at the peak and on either side of the peak and corresponding to the estimated carrier error, preferably by applying a well-known second-order polynomial fitting technique. The processor 106 then determines 224 the phase of the
25 received signal from one of the plurality of compensated sums at the peak and corresponding to the estimated carrier error, preferably as the arctangent of the quadrature portion of the one of the compensated sums divided by the real portion.

The following describes the synchronization process in greater detail, emphasizing efficient techniques for performing the calculations. We will begin with the efficient
30 calculation of the cross-correlation of the received signal $x(n)$ and the predetermined synchronization signal $s(m)$.

$$R_{SX}(n) = \sum_{m=1}^N x(m+n)s(m)$$

In one embodiment, the symbol rate is 1 million symbols per second. The synchronization signal includes 64 FSK symbols, which are real valued

$$\alpha_k = \pm 1$$

5

and there are 4 samples per symbol. In the cross-correlation equation above, N is then 256.

A straightforward calculation of the cross-correlation would thus require $256 \times 2 = 512$ memory locations, and further would require 256 multiplications and 256 additions *per* 0.25 *microsecond*. This is equivalent to about 1024 million instructions per second

10 (MIPS).

As received, each symbol pulse stretches over about 12 samples. The synchronization signal can be represented as

$$s(m) = \sum_{k=1}^{64} \alpha_k g_s(m-4k)$$

where g_s represents the symbol pulse. Substituting the right side of the above equation

15 into the cross-correlation equation and simplifying the equation with the intent of reducing the memory and processing requirements produces the following transformation.

$$\begin{aligned}
R_{SX}(n) &= \sum_m x(m+n)s(m) \\
&= \sum_m x(m+n) \sum_{k=1}^{64} \alpha_k g_s(m-4k) = \sum_{k=1}^{64} \alpha_k R_{GX}(n+4k)
\end{aligned}$$

where

$$R_{GX}(n) = \sum_{m=-6}^6 g_s(m)x(n+m) = \sum_{m=1}^6 g_s(m)[x(n+m) + x(n-m)]$$

This transformation advantageously reduces the memory requirements to 253+12=265 locations, and substantially reduces the calculations to 6 multiplications and 6+5+64=75 additions--about a 95% saving in calculations. In addition, the complexity of the 6 multiplications is equivalent to the complexity of 3 of the multiplications of the straightforward approach, because the $g_s(m)$ values are known and can be built into the multipliers. Also, the generation of $s(m)$, $m = 1, 2, \dots, 256$ from α_k , $k = 1, 2, \dots, 64$ is avoided. The significant reduction in calculations advantageously translates directly into power reduction, which can be especially important in a portable wireless transceiver, for example.

FIG. 3 is a second flow diagram 300 depicting an efficient implementation for calculating the cross-correlation for a frequency shift keyed channel in accordance with the present invention. A first shift register 302 receives each sample of the received signal $x(n)$. The twelve positions of the first shift register 102 are tapped and the values therein combined with the six values of $g_s(n)$ in six multipliers and 11 adders to generate $R_{GX}(n)$. A second shift register 304 receives each sample of $R_{GX}(n)$ and is tapped at every fourth position to generate $R_{SX}(n)$. Note that, because the α_k values are ± 1 , the 64 multipliers associated therewith are realized quite simply, as they only change the sign of the value received from the shift register 604.

When the received signal and the synchronization signal are complex valued, as in PSK modulation, the synchronization can be accomplished as follows. The synchronization signal can be expressed as

$$s(m) = \sum_{k=1}^{64} \alpha_k g_s(m-4k)$$

where the synchronization symbols are

$$\alpha_k = e^{j\phi_k}$$

5 and $g_s(m)$ is the real-valued symbol pulse. The received signal is

$$x(n) = e^{j\phi} s(m) + N(n)$$

where ϕ is a random phase offset between the transmitter and the receiver, uniformly distributed over $[-\pi, \pi]$, and $N(n)$ is noise (which averages out of the cross-correlation and can be ignored). As in the real-valued case described above, the cross-correlation of the received signal and the predetermined synchronization signal is used

$$R_{SX}(n) = \sum_{m=1}^N x(m+n) \bar{s}(m)$$

where \bar{s} is the complex conjugate of the sync signal. The peak of the magnitude squared value of the cross-correlation $|R_{SX}(n)|^2$ will provide the timing of the channel. The phase ϕ of $R_{SX}(n)$ at the peak will provide the phase estimation, which can be used for coherent symbol recovery.

The efficient calculation of the cross-correlation is similar to that of the real-valued case.

$$\begin{aligned}
R_{SX}(n) &= \sum_{m=1}^M x(m+n)\bar{s}(m) \\
&= \sum_{m=1}^M x(m+n) \sum_{k=1}^K \bar{\alpha}_k g_s(m-4k) = \sum_{k=1}^K \bar{\alpha}_k R_{GX}(n+4k)
\end{aligned}$$

where $\bar{\alpha}_k$ is the complex conjugate of the sync symbol, and where

$$R_{GX}(n) = \sum_{m=-l_g}^{l_g} g_s(m)x(n+m) = \sum_{m=1}^{l_g} g_s(m)[x(n+m) + x(n-m)]$$

- 5 However, the real and quadrature portions of $R_{GX}(n)$ are calculated separately.

$$R_{GX}(n) =$$

$$\sum_{m=1}^{l_g} g_s(m)[x_I(n+m) + x_I(n-m)] + j \sum_{m=1}^{l_g} g_s(m)[x_Q(n+m) + x_Q(n-m)]$$

Thus

$$R_{SX}(n) = \sum_{k=1}^K \bar{\alpha}_k [R_{GXI}(n+4k) + jR_{GXQ}(n+4k)]$$

10

where

$$R_{GXI}(n) = \sum_{m=1}^{l_g} g_s(m)[x_I(n+m) + x_I(n-m)]$$

and

$$R_{GXQ}(n) = \sum_{m=1}^{l_g} g_s(m)[x_Q(n+m) + x_Q(n-m)]$$

FIG. 4 is a third flow diagram 400 depicting an efficient implementation for calculating the cross-correlation for a complex-valued phase shift keyed channel in accordance with the present invention. The diagram 400 is similar to the diagram 300, the essential differences being the elements 402, 404, and 406. Element 402 calculates the magnitude squared value of the cross-correlation. Element 404 finds the peak through well-known techniques, and determines the timing therefrom. Element 406 estimates the phase.

When carrier error is present in the complex-valued case, the above calculations must compensate for the carrier error. As before, the cross-correlation of the received signal with the predetermined synchronization signal is derived from a plurality of cross-correlations of the received signal with the predetermined symbol pulse. Thus, for each sample index n the cross-correlation of the received signal with the predetermined symbol pulse is needed.

$$R_{GX}(n) = \sum_{m=-l_g}^{l_g} x(m+n)g_s(m)$$

This is calculated efficiently exactly as before for the complex-valued case.

In deriving the cross-correlation of the received signal with the predetermined synchronization signal, however, the effect of the carrier error must be taken into consideration.

$$R_{SX}(\omega_l, n) \approx \sum_{k=1}^K \bar{\alpha}_k e^{-j\omega_l T_s(k-1)} R_{GX}(n + kT_s)$$

The above equation is modified because

5

$$R_{GX}(\omega_l, n + kT_s) = e^{-j\omega_l T_s(k-1)} R_{GX}(n + kT_s)$$

is to remove the carrier error effects in the symbol correlation

$$R_{GX}(n + kT_s)$$

Since we do not know in advance what the carrier error is, we will use a plurality of trial

10 values ω_l , where ω_l is in the search window $\omega_l = -\omega_{\max}, \dots, \omega_{\max}$ with N_ω trials. This requires recursive calculation for

$$e^{-j\omega_l T_s k} = \{e^{-j\omega_l T_s(k-1)}\} e^{-j\omega_l T_s},$$

$$k = 1, 2, \dots, N/T_s, \text{ and } \omega_l = -\omega_{\max}, \dots, \omega_{\max}$$

15

Also required are N_{ω} correlations

$$R_{SX}(\omega_l, n) = \sum_{k=1}^K \bar{\alpha}_k R_{GX}(\omega_l, n + kT_S),$$

each requiring K complex multiplications. Peak metrics and carrier-error estimates are determined for each sample received

5

$$P = \max_{\omega_n} |R_{SX}(\omega_l, n)|^2, \text{ and } \omega_{max}(n) = \operatorname{argmax}_{\omega_n} |R_{SX}(\omega_l, n)|^2$$

The three most recently calculated peak metrics and carrier-error estimates, as well as the three most recently calculated cross-correlations at the corresponding carrier-error estimates are saved in three shift registers.

10

$$P \rightarrow P(1) \rightarrow P(2) \rightarrow P(3) \text{ and } \omega_{max} \rightarrow \omega(1) \rightarrow \omega(2) \rightarrow \omega(3)$$

$$R_{SX}(\omega_{max}, n) \rightarrow R(1) \rightarrow R(2) \rightarrow R(3)$$

A peak is detected if $P(2) \geq P(3)$ and $P(2) > P(1)$

The timing estimate is preferably calculated from a second-order interpolation from

$$\{P(3), P(2), P(1)\}$$

15 The carrier error estimate is equal to $\omega(2)$. The phase is calculated from the real and quadrature parts of the cross-correlation.

$$\hat{\phi} = \operatorname{atan} \frac{R_Q(2)}{R_I(2)}$$

FIG. 5 is a fourth flow diagram 500 depicting an efficient implementation for calculating the cross-correlation for a phase shift keyed channel with carrier error in accordance with the present invention. The diagram 500 is similar to the diagram 300, the essential differences being the elements 502 through 510. The complex multipliers 502
5 compensate for the carrier error. The peak metric calculator 504 calculates the magnitude squared value of the cross correlation for each sample interval and each carrier error trial value. The carrier-error estimator 506 determines the carrier estimate at the correlation peak, while the timing estimator 508 determines the timing at that carrier error estimate. The phase estimator 510 estimates the phase at that timing and carrier error estimate.

10 It should be clear from the preceding disclosure that the present invention provides a method and apparatus for establishing synchronization with a received signal. Advantageously, the method and apparatus does not require large amounts of memory and processing and it performs efficiently with both real-valued and complex signals.

Many modifications and variations of the present invention are possible in light of
15 the above teachings. For example, although specific synchronization signal sizes, symbol rates, samples per symbol, and samples per symbol pulse were given in the example embodiments presented herein above, one of ordinary skill in the art will readily be able to envision modifications to these and other parameters without departing from the scope of the present invention. Thus, it is to be understood that, within the scope of the appended
20 claims, the invention can be practiced other than as specifically described herein above.

What is claimed is:

CLAIMS

1. A method in a communication receiver for establishing synchronization with a synchronization signal comprising a plurality of predetermined synchronization symbols, each shaped by a predetermined symbol pulse, the method comprising the steps of:
- 5 receiving a signal including the synchronization signal;
determining a first plurality of cross-correlations between the predetermined symbol pulse and the received signal;
calculating a plurality of sums of products of the plurality of predetermined synchronization symbols and a predetermined subset of the first plurality of cross-correlations, said plurality of sums being mathematically equivalent to a second plurality of cross-correlations between the synchronization signal and the received signal; and
10 locating a peak of said plurality of sums to establish receiver synchronization.
- 15
2. The method of claim 1,
wherein the received signal and the predetermined synchronization symbols are complex valued, and
wherein the determining step comprises the step of determining the first
20 plurality of cross-correlations separately for real and quadrature portions of the received signal.
3. The method of claim 1,
wherein the received signal and the predetermined synchronization symbols
25 are complex valued, and
wherein the calculating step comprises the step of calculating said plurality of sums from products of complex conjugates of the plurality of predetermined synchronization symbols and a predetermined subset of the first plurality of cross-correlations.

4. The method of claim 1,
wherein the received signal and the predetermined synchronization symbols
are complex valued, and
wherein the locating step comprises the step of locating the peak from a
5 magnitude squared value of said plurality of sums.

5. The method of claim 1,
wherein the received signal and the predetermined synchronization symbols
are complex valued, and
10 wherein the method further comprises the step of estimating a phase used
for coherent symbol recovery from the phase of one of said plurality of sums coincident
with the peak.

6. The method of claim 1,
15 wherein the received signal and the predetermined synchronization symbols
are complex valued, and a carrier error exists between the received signal and the
communication receiver,
wherein the calculating step comprises the step of compensating said
plurality of sums for a predetermined plurality of carrier errors, thereby generating a
20 plurality of compensated sums, and
identifying one of the predetermined plurality of carrier errors which
produces a largest magnitude squared value of said plurality of compensated sums as an
estimated carrier error for the receiver.

25 7. The method of claim 6, further comprising the step of
determining timing from said plurality of compensated sums at the peak and
on either side of the peak and corresponding to the estimated carrier error.

8. The method of claim 6, further comprising the step of
30 determining phase from one of said plurality of compensated sums at the
peak and corresponding to the estimated carrier error.

9. A communication receiver for establishing synchronization with a synchronization signal comprising a plurality of predetermined synchronization symbols, each shaped by a predetermined symbol pulse, the communication receiver comprising:

5 a receiver front end for receiving a signal including the synchronization signal; and

a processor coupled to the receiver front end for processing the received signal, wherein the processor is programmed to:

determine a first plurality of cross-correlations between the predetermined symbol pulse and the received signal;

10 calculate a plurality of sums of products of the plurality of predetermined synchronization symbols and a predetermined subset of the first plurality of cross-correlations, said plurality of sums being mathematically equivalent to a second plurality of cross-correlations between the synchronization signal and the received signal; and

locate a peak of said plurality of sums to establish receiver synchronization.

15

10. The communication receiver of claim 9,

wherein the received signal and the predetermined synchronization symbols are complex valued, and

20 wherein the processor is further programmed to determine the first plurality of cross-correlations separately for real and quadrature portions of the received signal.

11. The communication receiver of claim 9,

wherein the received signal and the predetermined synchronization symbols are complex valued, and

25 wherein the processor is further programmed to calculate said plurality of sums from products of complex conjugates of the plurality of predetermined synchronization symbols and a predetermined subset of the first plurality of cross-correlations.

12. The communication receiver of claim 9,
wherein the received signal and the predetermined synchronization symbols
are complex valued, and
wherein the processor is further programmed to locate the peak from a
5 magnitude squared value of said plurality of sums.

13. The communication receiver of claim 9,
wherein the received signal and the predetermined synchronization symbols
are complex valued, and
10 wherein the processor is further programmed to estimate a phase used for
coherent symbol recovery from the phase of one of said plurality of sums coincident with
the peak.

14. The communication receiver of claim 9,
15 wherein the received signal and the predetermined synchronization symbols
are complex valued, and a carrier error exists between the received signal and the
communication receiver,
wherein the processor is further programmed to:
compensate said plurality of sums for a predetermined plurality of
20 carrier errors, thereby generating a plurality of compensated sums, and
identify one of the predetermined plurality of carrier errors which
produces a largest magnitude squared value of said plurality of compensated sums as an
estimated carrier error for the receiver.

25 15. The communication receiver of claim 14, wherein the processor is further
programmed to
determine timing from said plurality of compensated sums at the peak and
on either side of the peak and corresponding to the estimated carrier error.

16. The communication receiver of claim 14, wherein the processor is further programmed to

determine phase from one of said plurality of compensated sums at the peak and corresponding to the estimated carrier error.

5

17. An apparatus for use with a receiver front end that receives a signal including a predetermined synchronization signal comprising a plurality of predetermined synchronization symbols, each shaped by a predetermined symbol pulse, the apparatus for establishing synchronization with the received signal, the apparatus comprising:

10 a processor for processing the received signal, wherein the processor is programmed to:

determine a first plurality of cross-correlations between the predetermined symbol pulse and the received signal;

15 calculate a plurality of sums of products of the plurality of predetermined synchronization symbols and a predetermined subset of the first plurality of cross-correlations, said plurality of sums being mathematically equivalent to a second plurality of cross-correlations between the synchronization signal and the received signal; and

20 locate a peak of said plurality of sums to establish receiver synchronization.

18. The apparatus of claim 17,

wherein the received signal and the predetermined synchronization symbols are complex valued, and

25 wherein the processor is further programmed to determine the first plurality of cross-correlations separately for real and quadrature portions of the received signal.


19. The apparatus of claim 17,
wherein the received signal and the predetermined synchronization symbols
are complex valued, and
wherein the processor is further programmed to calculate said plurality of
5 sums from products of complex conjugates of the plurality of predetermined
synchronization symbols and a predetermined subset of the first plurality of cross-
correlations.

20. The apparatus of claim 17,
10 wherein the received signal and the predetermined synchronization symbols
are complex valued, and
wherein the processor is further programmed to locate the peak from a
magnitude squared value of said plurality of sums.

21. The apparatus of claim 17,
wherein the received signal and the predetermined synchronization symbols
are complex valued, and
wherein the processor is further programmed to estimate a phase used for
coherent symbol recovery from the phase of one of said plurality of sums coincident with
20 the peak.

22. The apparatus of claim 17,
wherein the received signal and the predetermined synchronization symbols
are complex valued, and a carrier error exists between the received signal and the receiver
25 front end,
wherein the processor is further programmed to:
compensate said plurality of sums for a predetermined plurality of
carrier errors, thereby generating a plurality of compensated sums, and
identify one of the predetermined plurality of carrier errors which
30 produces a largest magnitude squared value of said plurality of compensated sums as an
estimated carrier error for the receiver.


23. The apparatus of claim 22, wherein the processor is further programmed to determine timing from said plurality of compensated sums at the peak and on either side of the peak and corresponding to the estimated carrier error.
- 5 24. The apparatus of claim 22, wherein the processor is further programmed to determine phase from one of said plurality of compensated sums at the peak and corresponding to the estimated carrier error.



100

FIG. 1

2/5






FIG. 3




FIG. 4




FIG. 5

INTERNATIONAL SEARCH REPORT

International application No.

PCT/US01/44028

A. CLASSIFICATION OF SUBJECT MATTER

IPC(7) : H04L 7/00
 US CL : 375/354

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

U.S. : 375/142, 149, 150, 354, 355, 365, 368; 370/208, 342

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)
 Please See Continuation Sheet

C. DOCUMENTS CONSIDERED TO BE RELEVANT

| Category * | Citation of document, with indication, where appropriate, of the relevant passages | Relevant to claim No. |
|------------|--|-----------------------|
| A | US 5,949,817 A (MARSHALL) 07 September 1999, all | 1-24 |
| A | US 5,732,114 A (THEBAULT et al.) 24 March 1998, all | 1-24 |



Further documents are listed in the continuation of Box C.



See patent family annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T"

later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X"

document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y"

document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&"

document member of the same patent family

Date of the actual completion of the international search

25 October 2002 (25.10.2002)

Date of mailing of the international search report

Name and mailing address of the ISA/US

Commissioner of Patents and Trademarks
 Box PCT
 Washington, D.C. 20231

Facsimile No. (703)305-3230

Authorized officer

Shuwang Liu

Telephone No. 703 808-9556

INTERNATIONAL SEARCH REPORT

PCT/US01/44028

Continuation of B. FIELDS SEARCHED Item 3:

East

search terms: synchronization signal, cross-correlation, peak