1 Instruction Set

1.1 Register Instructions

Instruction	Signification	Instruction	Signification
integer addition		integer multip	olication
ADD abc	R.a = R.b + R.c	MUL ab c	R.a = R.b * R.c
ADDI abic	R.a = R.b + ic	MULI abic	R.a = R.b * ic
ADDIU a b uc	R.a = R.b + uc	MULIU a b uc	R.a = R.b * uc
integer subtraction		integer division	
SUB ab c	R.a = R.b - R.c	DIV ab c	R.a = R.b / R.c
SUBI abic	R.a = R.b - ic	DIVI abic	R.a = R.b / ic
SUBIU a b uc	R.a = R.b - uc	DIVIU a b uc	R.a = R.b / uc
integer compa	arison	integer modul	lo
CMP ab c	R.a = cmp(R.b,R.c)	MOD ab c	R.a = R.b % R.c
CMPI abic	R.a = cmp(R.b, ic)	MODI abic	R.a = R.b % ic
CMPIU a b uc	R.a = cmp(R.b, uc)	MODIU a b uc	R.a = R.b % uc
logical or		logical xor	
OR abc	R.a = R.b R.c	XOR ab c	R.a = R.b ^ R.c
ORI abic	R.a = R.b ic	XORI abic	R.a = R.b ^ ic
ORIU abuc	R.a = R.b uc	XORIU a b uc	R.a = R.b ^ uc
logical and		logical bic	
AND ab c	R.a = R.b & R.c	BIC ab c	R.a = R.b & ~R.c
ANDI abic	R.a = R.b & ic	BICI abic	R.a = R.b & ~ ic
ANDIU a b uc	R.a = R.b & uc	BICIU a b uc	R.a = R.b & ~ uc
logical shift		arithmetic shi	ft
LSH ab c	R.a = lsh(R.b,R.c)	ASH ab c	R.a = ash(R.b,R.c)
LSHI abic	R.a = lsh(R.b, ic)	ASHI a b ic	R.a = ash(R.b, ic)
bound check			
CHK a c	raise an error if not 0 <	= R.a < R.c	
CHKI a ic	raise an error if not 0 <=	= R.a < ic	
CHKIU a uc	raise an error if not 0 <	= R.a < uc	

where

```
cmp(b,c) = a value with the same sign as b - c but with a possibly different magnitude lsh(b,c) = c > 0 ? b << c : b >>> -c ash(b,c) = c > 0 ? b << c : b >> -c
```

1.2 Load/Store Instructions

Instruction	Signification	Description
LDW a b ic	R.a = <word +="" address="" at="" ic="" r.b=""></word>	load word
LDB a b ic	R.a = <byte +="" address="" at="" ic="" r.b=""></byte>	load byte
POP a b ic	R.a = <word address="" at="" r.b=""></word>	pop word
	R.b = R.b + ic	
STW a b ic	<pre><word +="" address="" at="" ic="" r.b=""> = R.a</word></pre>	store word
STB a b ic	 dress R.b + ic> = (byte)R.a	store byte
PSH a b ic	R.b = R.b - ic	push word
	<pre><word address="" at="" r.b=""> = R.a</word></pre>	

1.3 Control Instructions

Instruction	Signification	Description
BEQ a oc	PC += 4 * (R.a == 0 ? oc : 1)	branch if equal
BNE a oc	PC += 4 * (R.a != 0 ? oc : 1)	branch if not equal
BLT a oc	PC += 4 * (R.a < 0 ? oc : 1)	branch if less than
BGE a oc	PC += 4 * (R.a >= 0 ? oc : 1)	branch if greater or equal
BLE a oc	PC += 4 * (R.a <= 0 ? oc : 1)	branch if less or equal
BGT a oc	PC += 4 * (R.a > 0 ? oc : 1)	branch if greater than
BSR oc	R.31 = PC + 4	branch to subroutine
	PC += 4 * oc	
JSR lc	R.31 = PC + 4	jump to subroutine
	PC = 4 * 1c	
RET c	PC = R.c	jump to return address

1.4 Miscellaneous Instructions

Instruction	Signification	Description
BREAK	<pre><break execution=""></break></pre>	break execution
SYSCALL a b uc	$R.a = SYS_uc(R.a,R.b)$	invoke a system function

2 System Calls

#	Instruction	Signification
1	SYSCALL a O SYS_IO_RD_CHR	R.a = Unicode of read character or -1 if EOF
2	SYSCALL a 0 SYS_IO_RD_INT	R.a = value of read integer
6	SYSCALL a O SYS_IO_WR_CHR	write character with Unicode R.a
7	SYSCALL a 0 SYS_IO_WR_INT	write signed value R.a in decimal format
15	SYSCALL 0 0 SYS_IO_FLUSH	flush the output stream
11	SYSCALL a b SYS_GC_INIT	initialize the garbage collector
12	SYSCALL a b SYS_GC_ALLOC	R.a = address of a newly allocated block of R.b bytes
13	SYSCALL a 0 SYS_GET_TOTAL_MEM_SIZE	R.a = total memory size in bytes
19	SYSCALL a 0 SYS_EXIT	terminates the emulation with status code R.a

3 Constants

Notation	Size	Signification
a, b, c	5 bits	Register number
ic	16 bits	Signed integer
uc	16 bits	Unsigned integer
ос	21 bits	Signed displacement
lc	26 bits	Absolute address

4 Registers

The DLX processor has 32 registers which are 32 bits large.

The register RO is always equal to 0 and is immutable.

The register R31 is used to save the return address (BSR and JSR).

By convention, R1 is used to store the result of a function call and R30 is the stack pointer.