



Design Rule Verification Report

Date: 10/2/2022
Time: 9:27:13 PM
Elapsed Time: 00:00:02
Filename: C:\Users\Public\Documents\Altium\Lab1\3 Breakout Board\BB3_PCB.PcbDoc

Warnings: 0
Rule Violations: 0

Summary

Warnings	Count
Total	0

Rule Violations	Count
Clearance Constraint (Gap=0.152mm)_(All)_(All)	0
Short-Circuit Constraint (Allowed=No)_(All)_(All)	0
Un-Routed Net Constraint (. (All)_)	0
Modified Polygon (Allow modified: No)_(Allow shelved: No)	0
Width Constraint (Min=0.152mm)_(Max=2mm)_(Preferred=0.152mm)_(All)	0
Power Plane Connect Rule(Relief Connect)_(Expansion=0.508mm)_(Conductor Width=0.254mm)_(Air Gap=0.254mm)_(Entries=4)_(All)	0
Hole Size Constraint (Min=0.305mm)_(Max=6.223mm)_(All)	0
Hole To Hole Clearance (Gap=0.254mm)_(All)_(All)	0
Minimum Solder Mask Sliver (Gap=0.254mm)_(Disabled)_(All)_(All)	0
Silk To Solder Mask (Clearance=0.254mm)_(Disabled)_(IsPad)_(All)	0
Silk to Silk (Clearance=0.254mm)_(Disabled)_(All)_(All)	0
Net Antennae (Tolerance=0mm)_(Disabled)_(All)	0
Board Clearance Constraint (Gap=0mm)_(All)	0

Height Constraint (Min=0mm)_(Max=25.4mm)_(Prefered=12.7mm)_(All)	0
Total	0