

Lean port sheets

Rev F0 | 2026-10-04 | Schematics authored by Chinmoy Bhuyan | D-044 lean ports A (PV) and B (battery) + insulation monitor, BUS- referenced

01 Supplies and commands

Live 24 V / 5 V / 3.3 V, BUS- tie, commands

File: sheets/01_lean_io.kicad_sch

02 Port A power path (pv)

Varistor Y + monitor

File: sheets/02_leanA_power.kicad_sch

03 Port A sensing and interlocks

References, BUS- shunt amplifier + hold-off / OC windows, dividers, dV amplifier, polarity and dV interlocks

File: sheets/03_leanA_ctrl.kicad_sch

04 Port A coil drives

Contactor: interlock logic, fail-safe high side, economiser; passive bank bleeder

File: sheets/04_leanA_drive.kicad_sch

05 Port B power path (battery)

Varistor Y + monitor, aR fuses

File: sheets/05_leanB_power.kicad_sch

06 Port B sensing and interlocks

References, BUS- shunt amplifier + hold-off / OC windows, dividers, dV amplifier, polarity and dV interlocks

File: sheets/06_leanB_ctrl.kicad_sch

07 Port B coil drives

Contactor + precharge relay: interlock logic, fail-safe high side, economiser; passive bank bleeder

File: sheets/07_leanB_drive.kicad_sch

08 Insulation monitor

PE divider, two switched 992 k strings through CA-IS3417WT


File: sheets/08_lean_imd.kicad_sch

Verification build of the reusable lean-port functions of gen/port.py (lean_port, varistor_y, lean_contactor, lean_precharge, lean_bleeder, lean_dividers, lean_shunt, lean_interlock, lean_imd). The product sheets live on the power board.

Not bench-validated. Values: sim/port_design.py -> port_spec.json 'lean'
Sheet 1
Schematics authored by Chinmoy Bhuyan
Live side referenced to BUS-; basic HV-PE; functional inside the live side

Sheet: / File: PORT-LEAN.kicad_sch		
Title: Lean port sheets – Cover / Hierarchy		
Size: A3	Date: 2026-10-04	Rev: F0
KiCad E.D.A. 10.0.6		Id: 1/9

SUPPLIES AND COMMANDS



On the power board these come from the AUX-T1 live winding and the controller.

Not bench-validated. Values: sim/port_design.py -> port_spec.json 'lean'
Sheet 2
Schematics authored by Chinmoy Bhuyan
Live side referenced to BUS-; basic HV-PE; functional inside the live side

Sheet: /01 Supplies and commands/
File: 01_lean_io.kicad_sch

Title: Lean port sheets – Supplies and commands

Size: A3	Date: 2026-10-04	Rev: F0
KiCad E.D.A. 10.0.6		Id: 2/9

Terminal side A_{JN+} / A_{JN-}, bank A_{8K+}. No fuse, no precharge; array lsc $\leq 1.25 \times$ rating.
 Contactor opens ≤ 0.97 kA, held above (port_spec lean). Installation: upstream clears 967-1250 A within 0.26 s.

Terminal side A/JN+ / A/JN-, bank A/BK+. No fuse, no precharge; array Isc <= 1.25 x rating.
 Contactor opens <= 0.97 kA, held above (port_spec lean). Installation: upstream clears 967-1250 A within 0.26 s.

TV125751 x 3 (615 VDC, thermal link + monitor lead): MOV1 +/M, MOV2 -/M, MOV3 M/PE₃ Up, eff 3793 V pole-P and pole-pole at In 3 kA (calc., <= 4.0 kV -> reinforced 6 kV / basic 4 kV, D-032); I_{max} 25 kA. Branch fuses ETI CH4x51 gPV 36 A 30 kA (L/R 2 ms). Monitor loop through both fuses and all three links -> CN765B -> RB1 (sum on the ID line): RB1 = 1 at rest above 200 V = varistor network open -> CTRL inhibits/stops.

	1	2	3	4	5	6	7	8
A								
B								
C								
D								
E								
F	1	2	3	4	5	6	7	8

Not bench-validated. Values: sim/port_design.py -> port_spec.json 'lean'
Sheet 4
Schematics authored by Chinmoy Bhuyan
Live side referenced to BUS-; basic HV-PE; functional inside the live side

Sheet: /03 Port A sensing and interlocks/
File: 03_leanA_ctrl.kicad_sch

Title: Lean port sheets – Port A sensing and interlocks

Size: A3

Date: 2026-10-04

Rev: F0

KiCad E.D.A. 10.0.6


Id: 4/9

	1	2	3	4	5	6	7	8
A								
B								
C								
D								
E								
F	1	2	3	4	5	6	7	8

Not bench-validated. Values: sim/port_design.py -> port_spec.json 'lean'		
Sheet 5		
Schematics authored by Chinmoy Bhuyan		
Live side referenced to BUS-; basic HV-PE; functional inside the live side		
Sheet: /04 Port A coil drives/		
File: 04_leanA_drive.kicad_sch		
Title: Lean port sheets – Port A coil drives		
Size: A3	Date: 2026-10-04	Rev: F0
KiCad E.D.A. 10.0.6	Id: 5/9	

Terminal side B_{UN}+ / B_{UN}-, bank B_{BK}-. HPF501 250 A aR in both poles (breaks 1.25–50 kA only).
 Contactor opens <= 0.97 kA, held above (port_spec lean). Installation: upstream clears 967–1250 A within 0.26 s.

Terminal side B_{JN+} / B_{JN-}, busk B_{BK+}, HPE501 250 A aR in both poles (breaks 1.25–50 kA only).
Circuit breaker opens ≤ 0.97 kA, held above (port_spec lean). Installation: upstream clears 967–1250 A within 0.26 s.

[illegible]

TV125751 x 3 (615 VDC, thermal link + monitor lead): MOV1 +/M, MOV2 -/M, MOV3 M/PE_T. Up, off 3793 V pole-PE and pole-pole at in 3 kA (calc., <= 4.0 kV -> reinforced 6 kV / basic 4 kV, D-032); Imax 25 kA. Branch fuses ETI CH14x51 gPV 36 A 30 kA (L/R 2 ms). Monitor loop through both fuses and all three links -> CNY65B

The schematic diagram illustrates the power supply system for a 1000VA UPS. The system starts with a 230V AC input connected to a transformer (T01). The secondary of the transformer is connected to a full-bridge rectifier (U601). The rectified output is filtered by a large electrolytic capacitor (C601) and then passes through a series of LC filter stages (U602, U604, U606, U608, U609, U603) to produce a regulated DC output. The output is connected to a battery bank (F501, F504) and a load. The diagram includes component values, pin connections, and a legend for the battery bank configuration.

Legend:

- F501: 1000V 100Ah
- F504: 1000V 100Ah
- F505: 1000V 100Ah
- F506: 1000V 100Ah
- F507: 1000V 100Ah
- F508: 1000V 100Ah
- F509: 1000V 100Ah
- F510: 1000V 100Ah
- F511: 1000V 100Ah
- F512: 1000V 100Ah
- F513: 1000V 100Ah
- F514: 1000V 100Ah
- F515: 1000V 100Ah
- F516: 1000V 100Ah
- F517: 1000V 100Ah
- F518: 1000V 100Ah
- F519: 1000V 100Ah
- F520: 1000V 100Ah
- F521: 1000V 100Ah
- F522: 1000V 100Ah
- F523: 1000V 100Ah
- F524: 1000V 100Ah
- F525: 1000V 100Ah
- F526: 1000V 100Ah
- F527: 1000V 100Ah
- F528: 1000V 100Ah
- F529: 1000V 100Ah
- F530: 1000V 100Ah
- F531: 1000V 100Ah
- F532: 1000V 100Ah
- F533: 1000V 100Ah
- F534: 1000V 100Ah
- F535: 1000V 100Ah
- F536: 1000V 100Ah
- F537: 1000V 100Ah
- F538: 1000V 100Ah
- F539: 1000V 100Ah
- F540: 1000V 100Ah
- F541: 1000V 100Ah
- F542: 1000V 100Ah
- F543: 1000V 100Ah
- F544: 1000V 100Ah
- F545: 1000V 100Ah
- F546: 1000V 100Ah
- F547: 1000V 100Ah
- F548: 1000V 100Ah
- F549: 1000V 100Ah
- F550: 1000V 100Ah

HPE501/000B100-250 in both poles: breaks 1.25-50 kA only (partial range)

	1	2	3	4	5	6	7	8
A								
B								
C								
D								
E								
F								

Not bench-validated. Values: sim/port_design.py -> port_spec.json 'lean'

Sheet 7

Schematics authored by Chinmoy Bhuyan

Live side referenced to BUS-; basic HV-PE; functional inside the live side

Sheet: /06 Port B sensing and interlocks/

File: 06_leanB_ctrl.kicad_sch

Title: Lean port sheets – Port B sensing and interlocks

Size: A3

Date: 2026-10-04

Rev: F0

KiCad E.D.A. 10.0.6

Id: 7/9

	1	2	3	4	5	6	7	8
A								
B								
C								
D								
E								
F								

Not bench-validated. Values: sim/port_design.py -> port_spec.json 'lean'		
Sheet 8		
Schematics authored by Chinmoy Bhuyan		
Live side referenced to BUS-; basic HV-PE; functional inside the live side		
Sheet: /07 Port B coil drives/ File: 07_leanB_drive.kicad_sch		
Title: Lean port sheets – Port B coil drives		
Size: A3	Date: 2026-10-04	Rev: F0
KiCad E.D.A. 10.0.6	Id: 8/9	

	1	2	3	4	5	6	7	8
A								
B								
C								
D								
E								
F								

Not bench-validated. Values: sim/port_design.py -> port_spec.json 'lean'

Sheet 9

Schematics authored by Chinmoy Bhuyan

Live side referenced to BUS-; basic HV-PE; functional inside the live side

Sheet: /08 Insulation monitor/

File: 08_lean_imd.kicad_sch

Title: Lean port sheets – Insulation monitor

Size: A3

Date: 2026-10-04

Rev: F0

KiCad E.D.A. 10.0.6

Id: 9/9