

CTRL-C2000 control card

Rev E0 | 2026-10-04 | Schematics authored by Chinmoy Bhuyan | TMS320F28388D common controller for PV-P75/100/110 and DAB-D60

01 Power regulators

+24V -> LMR38020 5 V -> TPS62133 3.3 V; PG chain enables TPS62130 1.2 V and TPS7A2033 3.3 V analog (VDDIO first, then VDD and VDDA)

File: sheets/01_power.kicad_sch

02 Supervisors, reset, clock, boot

TPS3703 windows on 3.3 V and 3.3 V analog, UV supervisor on 1.2 V -> XRSn; 25 MHz CMOS clock into X1; boot straps GPIO72/GPIO84 (flash by default)

File: sheets/02_reset.kicad_sch

03 TMS320F28388D (ZWT 337-ball)

All 337 balls, pin table extracted from SPRSP14E (gen/data/f28388d_pins.csv); net per ball from the pin plan (gen/data/ctrl_c2000_pin_plan.csv)

File: sheets/03_mcu.kicad_sch

04 MCU supply decoupling

SPRSP14E 7.10.1.5: 0.1 uF per VDDIO/VDD3VFL/VDDOSC ball, 2.2 uF per VDDA ball, -22 uF total on VDD + one 56 R load, 22 uF per VREFHI (16-bit mode)

File: sheets/04_decoupling.kicad_sch

05 ADC reference, VMID, slow mux

REF5025E 2.5 V for VREFHIA-D; OPA2388 buffers VMID 1.25 V (diff-amp offset) and VBIAS 2.5 V (ID/NTC bias); TMUX1208 for 4 NTC + 4 ID; 24 V monitor; AGND star

File: sheets/05_adcref.kicad_sch

06 Fault receivers, enable, EN drivers

Cn_EN = GATE_EN AND CHB_OK AND MCU enable (74LVC11A); line drivers on only while CHB_OK, MCU enable and RDY; EN drivers with readback; fail-safe FLT receivers

File: sheets/06_trip.kicad_sch

07 Cell port C1

CELL contract 2x20: 8 PWM RS-422 drivers, 3 dual-range analog inputs, RDY, ID, NTC; gate-driver supply +24V_GD through a 1.5 A eFuse (TPS26600)

File: sheets/07_cell1.kicad_sch

08 Cell port C2

CELL contract 2x20: 8 PWM RS-422 drivers, 3 dual-range analog inputs, RDY, ID, NTC; gate-driver supply +24V_GD through a 1.5 A eFuse (TPS26600)

File: sheets/08_cell2.kicad_sch

09 Cell port C3

CELL contract 2x20: 8 PWM RS-422 drivers, 3 dual-range analog inputs, RDY, ID, NTC; gate-driver supply +24V_GD through a 1.5 A eFuse (TPS26600)

File: sheets/09_cell3.kicad_sch

10 Cell port C4

CELL contract 2x20: 8 PWM RS-422 drivers, 3 dual-range analog inputs, RDY, ID, NTC; gate-driver supply +24V_GD through a 1.5 A eFuse (TPS26600)

File: sheets/10_cell4.kicad_sch

11 Port-board analog inputs

PORT contract 2x13: VA, VAX, VB, VBX, IA, IB, AUX1, AUX2 isolated-amplifier pairs, biased open-safe, through difference amp + RC + clamp; ID: +24V out through an eFuse

File: sheets/11_port.kicad_sch

12 SYS-IO-AUX connector

80-way SYS contract: +24 V logic, +24V_GD (channel B), CAN, SCI, SPI, I2C, DI/DO, fault latch, GATE_EN, CHB_OK, watchdog, reset, fans, Ethernet MDI + centre tap

File: sheets/12_sys.kicad_sch

13 Ethernet PHY DP83822I

MII to the CM EMAC (GPIO105-124, mux 14), own 25 MHz oscillator, 49.9 R MDI terminations to AVD; MDI pairs, LEDs and the centre-tap supply ETH_CT go to SYS

File: sheets/13_eth.kicad_sch

14 JTAG, UART, EEPROM, LEDs, SDFM

cTI-20 JTAG, CM debug UART, 24LC256 calibration EEPROM (0x57), status LEDs, ERRORSTS, 8-channel SDFM expansion header (ECO-02 / ECO-09)

File: sheets/14_debug.kicad_sch

Protection without firmware: FLT_LATCH_N -> INPUTXBAR1 -> TZ1; each cell's FAULT (INPUTXBAR2-5) and AN1 CMPSS window -> TRIP4/5/7/8; port OV (ADC PPB on VA/VB, CMPSS backup), open inputs (CMPSS low), IA/IB SC (CMPSS) and OC (PPB), P_ID (PPB) -> TRIP9 for every cell; E-stop -> INPUTXBAR6 -> TRIP6. CMPSS reference = VDAC = REF5025E; firmware nulls each channel at zero input at start-up; trip bands in the pin plan, asserted against the frozen earlier-platform snapshot gen/data/control_spec_platform1.json (D-044). EN pair = GATE_EN AND CHB_OK AND MCU enable (74LVC11A); line drivers on only with CHB_OK, MCU enable and RDY; EN readback on GPIO100-103. +24V_GD feeds only the cell eFuses. Rails: 24 V -> 5 V (LMR38020) -> 3.3 V (TPS62133); its PG enables 1.2 V (TPS62130) and 3.3 V analog (TPS7A2033), so VDDIO leads VDD and VDDA (SPRSP14E table 7-1). Three TPS3703 hold XRSn (windows on 3.3 V and 3.3 V analog, UV on 1.2 V), every tolerance corner asserted. REF5025E runs from the analog rail, so VREFHI and VDAC never exceed VDDA. Pin plan with mux positions and trip bands: gen/data/ctrl_c2000_pin_plan.csv (checked against SPRSP14E table 6-1 on every build). Pin table: gen/data/f28388d_pins.csv (from the PDF). SYS side: inputs via 74LVC244A / 74LVC1G17 (loff); I2C pull-ups and EEPROM 0x57 here; ETH_CT = PHY AVD; PORT +24V via its own eFuse.

Not bench-validated. Values marked calculated are not simulated.
Sheet 1
Schematics authored by Chinmoy Bhuyan
All interface contracts: gen/interfaces.py (CELL x4, PORT, SYS)

24 V $\rightarrow$ 5 V (LMR38020, 400 KHZ)






Table 9—1 row 400 kHz, 5 V / 2 A; 1.15 μ s, 3x22 μ F, RFBT 100k / RFB2 2x10A $\rightarrow$ 5.02 V, RT 64.9k, EN low (calculated): 3.3 V 1.3 A + 1.2 V 0.48 A + 3.3 V analog 0.1 A $\rightarrow$ about 1.2 A at 5 V. EN tied to VIN (datasheet allows). PGV5V enables the 3.3 V converter. Output capacitance check (SNVSC04C, calculated): total on +5V = 3x22 + 2x10 + 4 + 0.3 = 87 μ F nominal, 96 μ F at 10%; 1.45x the 66 μ F design value inside the 1.2, 2.25 LHM (10x design or 1000 μ F $\rightarrow$ no extra ripple at full load). Inductor ripple (calculated): $\Delta I_L = 0.15 \times 1.3 \times 1.15 \times 10^{-6} / 1.5 \times 10^{-6}$ ms = 1.42 μ A charge current, downstream loads held off by the PG chain, in $\rightarrow$ LIS—LIMIT 18 μ A min; OCP blanking 18 ms $\rightarrow$ no hiccup. Inductor: LMIN = 0.25 $\times$ 5 V / 400 kHz = 3.1 μ H (eq. 11) < 15 μ H; ripple 0.64–0.68 A at 21.6–26.4 μ V ($>$ 10 % of 2 A); peak 1.54 A (1.62 A at L—20 $\times$) < IHS—LIMIT 2.6 A min < ISAT 5.5 A. Bode not measured.

5 V $\rightarrow$ 3.3 V DIGITAL (TPS62133, 3 A)




Fixed 3.3 V; FB to AGND per datasheet. FSW low (2.5 MHz), 2.2 μ H, 2x22 μ F (table 9-1). SS 3.3 nF (typical application). PG_3V3 releases the 1.2 V and 3.3 V analog rails. Worst case 3.221–3.396 V (power-save mode, SLVSAG7F p5) inside VDDIO 3.14–3.47 V.

5 V $\rightarrow$ 1.2 V CORE (TPS62130, 3 A)



VOUT = 0.8 V x (1 + 5.23k/10.0k) = 1.218 V (eq. 6), 0.1 % 10 ppm/K: worst case 1.1872–1.2558 V (power-save VFB 781.6–822.4 mV, FB leakage, 0.1 % line/load) inside VDD 1.14–1.26 V (CSR-01). Enabled by PG_3V3; VDD rises after VDDIO (SPRSP14E table 7-1). VDD bulk on the decoupling sheet.

5 V $\rightarrow$ 3.3 V ANALOG (TPS7A2033)



VDDA, op amps, reference, mux. Enabled by PG_3V3 so VDDA never leads VDDIO.
Load (calculated): 26 op-amp channels x 2.6 mA max + IDDA 15 mA + REF and its 4.2 mA load + VBIAS + 12 open-input bias resistors to +3V3A (16 mA) = about 110 mA of 300 mA.

Not bench-validated. Values marked calculated are not simulated.
Sheet 2
Schematics authored by Chinmoy Bhuyan
All interface contracts: gen/interfaces.py (CELL x4, PORT, SYS)

Sheet: /01 Power regulators/
File: 01_power.kicad_sch

Title: CTRL-C2000 control card – Power regulators

Size: A3


Date: 2026-10-04

Rev: E0

KiCad E.D.A. 10.0.6


2/15

SUPPLY SUPERVISORS (OPEN-DRAIN RESETS WIRED TO XRSN), CSR-01



SPRSP14E 7.10.1.2.4: VDDIO and VDD need an external supervisor (the internal POR trips below range). Worst case at every corner (asserted on each build, MCU window 3.14–3.47 V / 1.14–1.26 V): +3V3 A4330: trips ≥ 3.1458 , releases $\leq 3.2157 < \text{regulator min } 3.2209$; OV 3.408–3.456 $> \text{regulator max } 3.3958$ V +3V3A A4330: trips ≥ 3.1458 , releases $\leq 3.2157 < \text{regulator min } 3.2505$; OV 3.408–3.456 $> \text{regulator max } 3.3495$ V +1V2 F6050: trips ≥ 1.1454 , releases $\leq 1.1829 < \text{regulator min } 1.1872$; regulator max 1.2558 V 1.2 V is UV-only: a $\pm 4\%$ window cannot hold the TPS62130 power-save spread; its maximum is the regulator arithmetic above. Delay: CT open 10 ms (A parts), CT to VDD via 10k 20 ms (F part). VDD = +5V so the outputs stay defined while 3.3 V collapses. XRSn pull-up 10k, 10 nF; SYS_RST_N and the JTAG RESET are open drain on the same node. Reset button on MR of the 3.3 V part (100k internal pull-up).

25 MHZ CLOCK (X1)



SPRSP14E 7.10.3.2.1: X1 from an oscillator 10–25 MHz, tr/ff ≤ 6 ns, 45–55 %; X2 open (figure 7–11). No crystal, so VSSOSC goes to board ground (table 6–12). 33 R source termination.

BOOT MODE (GPIO72 = PIN 1, GPIO84 = PIN 0)






Table 8–18: 11 = flash (straps open), 01 = SCI, 10 = CAN, 00 = parallel I/O. Close JP to pull a pin low. th(boot-mode) 1.5 ms; nothing else drives these balls.

Not bench-validated. Values marked calculated are not simulated.
Sheet 3
Schematics authored by Chinmoy Bhuyan
All interface contracts: gen/interfaces.py (CELL x4, PORT, SYS)




VDDIO (28 BALLS) + VDD3VFL (2) + VDDOSC (2): 0.1 uF EACH




Configuration 1 of 7:10.1.3.2.

VDD 1.2 V (14 BALLS)



14 x 1 uF + 10 uF = 24 uF, 10 % parts: >= 21.6 uF (CVDD TOTAL 20 min / 22 typ. max tolerance 20 %).
56 R load consumes the VDD3VFL-to-VDD leakage current (table 6-4 note).

VDDA, VREFHI AND VDAC



VDDA 2.2 uF per ball to VSSA. VREFHIA-D: 22 uF each to VREFLO (16-bit mode).
VDAC (ADCINB0, V2) = CMPSS DAC reference: >= 1 uF at the ball (table 6-1).
All on VREF2V5: 4 x 22 + 1 + 1 uF = 90 uF, 99 uF at +10 %: inside the REF5025E 1-100 uF range (summed from the design on every build).


Not bench-validated. Values marked calculated are not simulated.
Sheet 5
Schematics authored by Chinmoy Bhuyan
All interface contracts: gen/interfaces.py (CELL x4, PORT, SYS)

Sheet: /04 MCU supply decoupling/
File: 04_decoupling.kicad_sch

Title: CTRL-C2000 control card - MCU supply decoupling


Size: A3	Date: 2026-10-04	Rev: E0
KiCad E.D.A. 10.0.6		Id: 5/15

2.5 V ADC AND CMPSS DAC REFERENCE




Powered from +3V3A (VIN >= VOUT + 0.2 V) so VREFHI and VDAC can never exceed VDDA (SPRSP14E 7.11.2.3.5, 7.11.3.1.4). Also the CMPSS VDAC reference (VDAC, INT=05): thresholds ratimetric with the ADC.
Load 4.2 mA of +/-10 mA: DAC 8 x 6 k (3.3 mA) + VREFHI 4 x 190 uA + VMID divider (asserted).
NR 0.1 uF class 1; 1 uF HF at VOUT; VREFHI and VDAC capacitors are on the decoupling sheet.

VMID AND VBIAS BUFFERS




VMID = VREF/2 is ratiometric: a zero differential input reads mid-scale whatever the reference error.
VBIAS = VREF buffered, so ID and NTC readings are ratiometric and the reference itself is not loaded.

SLOW-SIGNAL MUX -> ADCIND4




S1-S4 = C1-C4 NTC, S5-S8 = C1-C4 ID (24 ADC balls cannot take 20 fast channels + 9 slow ones). Each input has its own 100 nF on the cell sheet; the mux only switches between charged caps.

24 V MONITOR -> ADCINB5



120k/10k: 24 V reads 1.85 V, full scale 32.5 V; 100 nF filter.
+24V is live before VDDA: the BAT54S holds the ball at VDDA + VF (7.10.1.4.2).

AGND – GND STAR POINT



Single connection of the analog return to board ground (layout: under U301).


Not bench-validated. Values marked calculated are not simulated.
Sheet 6
Schematics authored by Chinmoy Bhuyan
All interface contracts: gen/interfaces.py (CELL x4, PORT, SYS)

Sheet: /05 ADC reference, VMID, slow mux/
File: 05_adcref.kicad_sch

Title: CTRL-C2000 control card – ADC reference, VMID, slow mux


Size: A3	Date: 2026-10-04	Rev: E0
KiCad E.D.A. 10.0.6		Id: 6/15

HARDWARE GATE-ENABLE AND (BOTH SAFETY CHANNELS)




Cn_EN = GATE_EN (channel A) AND CHB_OK (channel B) AND Cn_EN_MCU, one 3-input gate per port; firmware alone can never raise an EN pair. Channel B also removes +24V_GD (gate-driver bias) on SYS. 10k pull-downs hold each MCU enable low in reset; GATE_EN and CHB_OK are pulled low on the SYS side. Spare gates: inputs to GND, outputs open.

LINE-DRIVER ENABLE CN_DRV_EN = CHB_OK AND CN_EN_MCU AND CN_RDY (INT-15)




Drives G of both PWM AM26LV31E of the port (G- tied high) and DE of its EN driver. With +24V_GD off (CHB_OK low), the port disabled; or that board's driver supplies not good (RDY low: its eFuse tripped or its bias failed) every pair of the port is high impedance, so the drivers no longer back-power an unpowered board: $\leq 16 \times 100 \mu A$ (AM26LV31E IOZ, SLLS848C) + $2 \times 125 \mu A$ (THVD1450 bus input) = 1.85 mA worst case per board instead of -32 mA, inside every input-current rating: its fail-safe receivers read PWM and EN low, and an unpowered board has no gate bias. RDY_F = the filtered RDY (cell sheets).

EN LINE DRIVERS WITH READBACK (C1-C4)




THVD1450 per port: D = Cn_EN, DE = Cn_DRV_EN, A/B = EN_P/EN_N, [VOD] ≥ 2 V into 100 R (SLLSEY3E 7.7). Receiver always on (RE- low): R = the pair's state at the CTRL end $\rightarrow$ Cn_EN_RB on a spare GPIO, so a stuck AND gate or driver is visible (INT-22: start-up and proof-test sequence in the pin plan).

FLT RECEIVERS (C1-C4), FAIL-SAFE



Pair wired swapped (A = FLT_N, B = FLT_P): Cn_FAULT is high = fault. 560R bias + 120R termination put +0.32 V across an open/unplugged pair ($\rightarrow$ VIT+ 0.2 V) $\rightarrow$ fault; the AM26LV32E rev E only has open-circuit (not terminated) fail-safe, hence the external bias. Healthy: driver -2 V $\rightarrow$ low, Cn_FAULT $\rightarrow$ INPUTXBAR2-5 $\rightarrow$ ePWM X-BAR $\rightarrow$ TRIP4/5/7/8 (no firmware in the trip path).

TEST POINTS



Gated EN (after the AND) and receiver FAULT outputs, one pair per port.


Not bench-validated. Values marked calculated are not simulated.
Sheet 7
Schematics authored by Chinmoy Bhuyan
All interface contracts: gen/interfaces.py (CELL x4, PORT, SYS)

Sheet: /06 Fault receivers, enable, EN drivers/
File: 06_trip.kicad_sch

Title: CTRL-C2000 control card - Fault receivers, enable, EN drivers


Size: A3 Date: 2026-10-04 Rev: E0
KiCad E.D.A. 10.0.6 Id: 7/15

C1 CONNECTOR (CELL CONTRACT)




Pin map = Interfaces.CELL. Pins 1-2 carry +24V_GD only (gate-driver bias, channel B switched).
NTC_N returns to AGND here; FLT/EN gains go to the trip sheet.

+24V_GD EFUSE FOR C1 (<= 1.0 A CONTINUOUS, <= 600 uF)




TPS26600, MODE open: circuit breaker [(CB) 1.30-1.61 A (RILIM 8.06k 1 %, eq. 4 + table 7.5), 4 ms, 540 ms auto-retry; factory UNLO 15 V / OVP 32.6 V (UVLO, OVP to RTN); SHDN open = on (self-biased 2.7 V).
dVdT 680k (CSR-D3): 0.13-0.23 V/ms, 26.4 V in 115-208 ms; 600 uF draws <= 0.137 A, so start-up <= 1.14 A per port and <= 55 A for four (SYS +24V_GD limit >= 4.69 A). Start-up dissipation <= 6.7 W (resistive-load model, eq. 22-24) vs SLVSDG2G figure 55 at 85 C (graph reading, not verified). Asserted on every build.
A shorted cell cable trips only its own eFuse. A PTC was rejected: MF-MSMF110 holds only 0.73 A at 60 C.

PWM LINE DRIVERS (EPWM1-4)




PWMx (1 = switch on) -> RS-422 pair, terminated on the power board. 10k pull-downs; ePWM balls are inputs without pull-up during reset/boot (table 6-6), so every gate command is 0 until firmware runs.
G = CL_DRV_EN, G: high: outputs high impedance unless CHB_OK, CL_EN_MCU and RDY are high (NT=15).
ePWM1-4 have high-resolution PWM: the dual-active bridge (phase shift at 100 kHz) must use ports C1 and C2, one bridge per port.

ANALOG FRONT ENDS AN1-AN3 (OPA4388), DUAL RANGE




Difference amp per pair: $V_{ad} = V_{MD} 1.25 V + G \times (ANL_P - ANL_N)$, Rin 10.0k 0.1 % 10 ppm/K, $G = 4.02k/10.0k = 0.402$.
C1 || Rf anti-alias pole 483 kHz, 47 R + 1 nF CG; ADC charge bucket (ACQPS >= 320 ns at 12 bit).
BAT5MS clamps the ADC node to 3V3A/AGND. All values calculated, not simulated.
Accepts on any AN pair: differential on a 1.24-1.49 V common mode, legs 0.1-2.6 V (ADC span +/-3.1 V), or 0-3.0 V single-ended with AN_N = AGND at the source (temperatures) -> 1.25-2.46 V, Op-amp inputs 0.9-1.75 V (RMID). Source resistance adds to the 10.0k: keep R <= 100 R (1 % gain) or calibrate it out.
AN1 = inductor current (INT-12, one constant); PVCELL-25 IEM LA 150-P 20.0 mV/A, 1.25 V CM, < 1 R source, linear +/-11k A -> 8.0k mV/A at the ADC. 0.0759 A/LSB; CMPS5 backup +/-91.5 A. The LA 150-P offset (up to 1.3 A) is re-zeroed by firmware at every idle (gates off); trip bands carry only the 1.17 A left after it.
DAB-D60 (C1/C2): AN1 5.009 mV/A (+/-1.58 V max), AN2 <= 2.79 V, AN3 <= 2.73 V single-ended, 49.9 R sources (+0.5 % gain). Only AN1 carries the open-input bias. Channel D: VMID follower.


C1_AN1 -> ADCINA2 / CMPIN1P




C1_AN2 -> ADCINB3



C1_AN3 -> ADCINC3



RDY, ID, NTC




RDY: push-pull from the power board (PVCELL-25 rev B; DAB-D60 rev B; LVC1G17, loff = high impedance when unpowered) or open drain with its own pull-up; the 100k pull-down here reads not-ready when the cable is unplugged or the board unpowered (NT=14). Levels asserted on every build; 1k/2 nF (1 us) filter into the GPIO and the driver-enable AND; ID: 10.0k from VBIAS (2.5 V), decode table in the pin plan (MUX_OUT).
NTC (floating pair): 10.0k from VBIAS, 10k NTC reads 1.25 V at 25 C.

Not bench-validated. Values marked calculated are not simulated.
Sheet 8
Schematics authored by Chinmoy Bhuyan
All interface contracts: gen/interfaces.py (CELL x4, PORT, SYS)


Sheet: /07 Cell port C1/
File: 07_cell1.kicad_sch
Title: CTRL-C2000 control card - Cell port C1

Size: A2 Date: 2026-10-04 Rev: E0
KiCad E.D.A. 10.0.6 Id: 8/15


C2 CONNECTOR (CELL CONTRACT)



+24V_GD EFUSE FOR C2 (<= 1.0 A CONTINUOUS, <= 600 uF)




PWM LINE DRIVERS (EPWM5-8)




PWMx (1 = switch on) -> RS-422 pair, terminated on the power board. 10k pull-downs; ePWM balls are inputs without pull-up during reset/boot (table 6-6), so every gate command is 0 until firmware runs. G = C2_DRV_EN, G=high: outputs high impedance unless CHB_OK. C2_EN_MCU and RDY are high (NI-15). ePWM5-8 have high-resolution PWM: the dual-active bridge (phase shift at 100 kHz) must use ports C1 and C2, one bridge per port.

ANALOG FRONT ENDS AN1-AN3 (OPA4388), DUAL RANGE




Difference amp per pair: $V_{\text{ad}} = V_{\text{MD}} 1.25 \text{ V} + G \times (AN1_P - AN1_N)$. Rin 10.0k 0.1 % 10 ppm/K. $G = 4.02\text{k}/10.0\text{k} = 0.402$. Cf || Rf anti-alias pole 483 kHz. 47 R + 1 nF CGO: ADC charge bucket (ACQPS >= 320 ns at 12 bit). BAT5MS clamps the ADC node to 3V3A/AGND. All values calculated, not simulated. Accepts on any AN pair: differential on a 1.24-1.49 V common mode, legs 0.1-2.6 V (ADC span +/-3.1 V), or 0-3.0 V single-ended with AN_N = AGND at the source (temperatures) -> 1.25-2.46 V. Op-amp inputs 0.9-1.75 V (RMID). Source resistance adds to the 10.0k: keep R <= 100 R (0.1 % gain) or calibrate it out. AN1 = inductor current (INT-12, one constant): PVCELL-25 IEM LA 150-P 20.0 mV/A, 1.25 V CM, < 1 R source, linear +/-11k A -> 8.0k mV/A at the ADC. 0.0759 A/V/LSB. CMPS5 backup +/- 91.5 A. The LA 150-P offset (up to 1.3 A) is re-zeroed by firmware at every idle (gates off); trip bands carry only the 1.17 A left after it. DAB-D60 (C1/C2): AN1 5.009 mV/A (+/-1.58 V max), AN2 <= 2.79 V, AN3 <= 2.73 V single-ended, 49.9 R sources (+0.5 % gain). Only AN1 carries the open-input bias. Channel D: VMID follower.


C2_AN1 -> ADCINB2 / CMPIN3P




C2_AN2 -> ADCINC5



C2_AN3 -> ADCIND1



RDY, ID, NTC




RDY: push-pull from the power board (PVCELL-25 rev B; DAB-D60 rev B; LVC1G17, loff = high impedance when unpowered) or open drain with its own pull-up: the 100k pull-down here reads not-ready when the cable is unplugged or the board unpowered (NT-154). Levels asserted on every build: 1k/2 nF (1 us) filter into the GPIO and the driver-enable AND. ID: 10.0k from VBIAS (2.5 V), decode table in the pin plan (MUX_OUT). NTC (floating pair): 10.0k from VBIAS, 10k NTC reads 1.25 V at 25 C.

Not bench-validated. Values marked calculated are not simulated.
Sheet 9
Schematics authored by Chinmoy Bhuyan
All interface contracts: gen/interfaces.py (CELL x4, PORT, SYS)


Sheet: /08 Cell port C2/
File: 08_cell2.kicad_sch
Title: CTRL-C2000 control card - Cell port C2

Size: A2 Date: 2026-10-04 Rev: E0
KiCad E.D.A. 10.0.6 Id: 9/15


C3 CONNECTOR (CELL CONTRACT)




+24V_GD EFUSE FOR C3 (<= 1.0 A CONTINUOUS, <= 600 uF)




PWM LINE DRIVERS (EPWM9-12)



ANALOG FRONT ENDS AN1-AN3 (OPA4388), DUAL RANGE




C4 CONNECTOR (CELL CONTRACT)



Pin map = Interfaces.CELL. Pins 1-2 carry +24V_GD only (gate-driver bias, channel B switched).


NTC_N returns to AGND here. FLV/EN gains go to the trip sheet.

+24V_GD EFUSE FOR C4 (<= 1.0 A CONTINUOUS, <= 600 uF)




TPS26600, MODE open: circuit breaker I(CB) 1.30-1.61 A (RILIM 8.06k 1 %, eq. 4 + table 7.5), 4 ms, 540 ms auto-retry; factory UVLO 15 V / OVP 32.6 V (UVLO, OVP to RTN); SHDN open = on (self-biased 2.7 V), auto-retry; factory CSR=03; 0.13-0.23 V/ms, 26.4 V in 115-208 ms; 600 uF draws <= 0.137 A, so start-up <= 1.14 A per port and <55 A for four (SYS <24V_GD limit <= 4.69 A). Start-up dissipation <= 6.7 W (resistive-load model, eq. 22-24) vs SLVSDG2G figure 55 at 85 C (graph reading, not verified). Asserted on every build. A shorted cell cable trips only its own eFuse. A PTC was rejected: MF-MSMF110 holds only 0.73 A at 60 C.

PWM LINE DRIVERS (EPWM13-16)




PWMs (1 = switch on) -> RS-422 pair, terminated on the power board. 10k pull-downs; ePWM balls are inputs without pull-up during reset/boot (table 6-8), so every gate command is 0 until firmware runs. G = C4_DRV_EN, G- high; outputs high impedance unless CHB_OK, C4_EN_MCU and RDY are high (INT-15). ePWM13-16 have no high-resolution PWM; buck-boost cells only, not a DAB bridge.

ANALOG FRONT ENDS AN1-AN3 (OPA4388), DUAL RANGE




Difference amp per pair: $V_{od} = V_{MID} 1.25 V + G \times (ANL_P - ANL_N)$, Rin 10.0k 0.1 % 10 ppm/K, $G = 4.02k/10.0k = 0.402$. Cf || Rf: anti-alias pole 483 kHz, 47 R + 1 nF COG; ADC charge bucket (ACQPS >= 320 ns at 12 bit). BAT5AS clamps the ADC node to 3V3A/AGND. All values calculated, not simulated. Accepts on any AN pair: differential on a 1.24-1.49 V common mode, legs 0.1-2.6 V (ADC span +/-3.1 V), or 0-3.0 V single-ended with AN_N = AGND at the source (temperatures) -> 1.25-2.46 V. Op-amp inputs 0.9-1.75 V (RRIO). Source resistance adds to the 10.0k; keep R <= 100 R (1 % gain) or calibrate it out. AN1 = inductor current (INT-12, one constant); PVCELL-25 LEM LA 150-P 20.0 mV/A, 1.25 V CM, < 1 R source, linear +/-114 A -> 8.04 mV/A at the ADC. 0.0759 A/LSD; CMPS5 backup +/-91.5 A. The LA 150-P offset (up to 1.3 A) is re-zeroed by firmware at every idle (gates off); trip bands carry only the 1.17 A left after it. DAB-D60 (C1/C2): AN1 5.005 mV/A (+/-1.58 V max), AN2 <= 2.79 V, AN3 <= 2.73 V single-ended, 49.9 R sources (+0.5 % gain). Only AN1 carries the open-input bias. Channel D: VMID follower.


C4_AN1 -> ADCIND0 / CMPIN7P




C4_AN2 -> ADCINA5



C4_AN3 -> ADCINB4



RDY, ID, NTC



RDY: push-pull from the power board (PVCELL-25 rev B; DAB-D60 rev B; LVC1G17, loff = high impedance when unpowered) or open drain with its own pull-up; the 100k pull-down here reads not-ready when the cable is unplugged or the board unpowered (INT-14). Levels asserted on every build: 1k/1 nF (1 us) filter into the GPIO and the driver-enable AND, ID: 10.0k from VBIAS (2.5 V), decode table in the pin plan (MUX_OUT). NTC (floating pair): 10.0k from VBIAS, 10k NTC reads 1.25 V at 25 C.

Not bench-validated. Values marked calculated are not simulated.
Sheet 11
Schematics authored by Chinmoy Bhuyan
All interface contracts: gen/interfaces.py (CELL x4, PORT, SYS)

Sheet: /10 Cell port C4/
File: 10_cell4.kicad_sch

Title: CTRL-C2000 control card - Cell port C4

Size: A2 Date: 2026-10-04 Rev: E0

KiCad E.D.A. 10.0.6 Id: 11/15

Pin 1 to 26 connections for the C1101 component:

Pin	Connection
1	P_24V
2	P_24V
3	GND
4	GND
5	P_VAX_P
6	GND
7	P_VAX_P
8	P_VAX_N
9	P_VBL_P
10	P_VBL_N
11	P_VBK_P
12	P_VBK_N
13	AGND
14	AGND
15	P_IB_P
16	AGND
17	P_IB_N
18	P_IB_N
19	P_AUX1_P
20	P_AUX1_N
21	P_AUX2_P
22	P_AUX2_N
23	AGND
24	AGND
25	P_ID
26	GND

Additional connections shown:

- C1101 100nF 50V capacitor connected between pins 1 and 2.
- P_ID pin connected to a 10.0k resistor and a P_ID pin.

Figure 1 shows the pin connections for the TPS2660PWPWR. The chip has 17 pins. The connections are as follows:

- Pin 1:** IN
- Pin 2:** IN
- Pin 3:** UVLO
- Pin 4:** GND
- Pin 5:** OVP
- Pin 6:** MODE
- Pin 7:** SHDN
- Pin 8:** RTN
- Pin 9:** PAD
- Pin 10:** OUT
- Pin 11:** ILIM
- Pin 12:** dVdT
- Pin 13:** IMON
- Pin 14:** FLT
- Pin 15:** P_24V
- Pin 16:** P_SVDT
- Pin 17:** NC

External components and connections:

- +24V:** Connected to pins 1, 2, and 15.
- GND:** Connected to pins 4, 7, 8, 9, and 17.
- C1102:** 1uF 50V capacitor connected between pins 15 and 16.
- R1102:** 12.1k resistor connected between pins 11 and 12.
- C1103:** 100nF 50V capacitor connected between pins 12 and 13.
- C1104:** 1uF 50V capacitor connected between pins 14 and 15.

Figure 10 shows the pin connections for the U102 and U103 modules. The U102 module has pins for P_VA_NI, P_VA_INV, P_VAX_NI, P_VAX_INV, P_VB_NI, P_VB_INV, P_VBX_NI, P_VBX_INV, and P_VB_NI. The U103 module has pins for P_JA_NI, P_JA_INV, P_JB_NI, P_JB_INV, P_AUX1_NI, P_AUX1_INV, P_AUX2_NI, P_AUX2_INV, and P_AUX1_NI. Both modules are connected to a common ground and a +3V3A supply. The diagram also shows the connection of the modules to a common ground and a +3V3A supply.

P_JA -> ADCINA4 / CMPIN2P

The schematic diagram illustrates the test circuit for the proposed method. It features a +3V3A power supply connected to a network of resistors and capacitors. The circuit is grounded to AGND. The output is labeled P_VAX_M.



- Power Supply:** +3V3A
- Resistors:**
 - R1110: 10.0k
 - R1111: 5.76k
 - R1112: 10.0k
 - R1113: 5.76k
 - R1114: 47R
 - R1115: 1.50k
- Capacitors:**
 - C1110: 1n 50V
 - C1109: 56p 50V
- Grounding:** AGND
- Output:** P_VAX_M

[illegible][illegible]

The schematic diagram illustrates the power supply circuit for the TMS320C6701 evaluation module. The input is a +3V3A source connected to a network of components. A resistor R1138 (10.0k) is connected between PJB_F and PJB_NI. A resistor R1143 (1.50k) is connected between a +3V3A source and AGND. A resistor R1144 (1.50k) is connected between a +3V3A source and AGND. A resistor R1139 (5.76k) is connected between PJB_NI and a YMHID component. A resistor R1140 (10.0k) is connected between PJB_N and PJB_INV. A resistor R1141 (5.76k) is connected between PJB_INV and PJB_OA. A resistor R1142 (47R) is connected between PJB_OA and a PJB component. A capacitor C1118 (1n 50V) is connected between AGND and a node. A capacitor C1117 (56p 50V) is connected between PJB_INV and PJB_OA. A diode D1106 (BAT54) is connected between AGND and a node. The output is labeled +3V3A.

[illegible]

J1201			
+24V	1	2	+24V
+24V_GND	5	6	+24V_GND
GND	7	8	
CAMA_TX	9	10	S_CAMA_RX
CAN_B_TX	11	12	S_CANB_RX
MCAN_TX	13	14	S_MCAN_RX
CCO	15	16	OCN
SCIB_TX	17	18	S_SCIB_RX
SCIA_RX	19	20	SCIB_TX
SCIB_TX	21	22	SCIB_RX
SCIC_TX	23	24	S_SCIC_RX
ETH_TX	25	26	ETH_TX
GND	27	28	GND
GND	29	30	GND
ETH_RX2	31	32	ETH_RX2N
ETH_LED_LIN	33	34	ETH_LED_ACT
IO2_SDA	35	36	I2C_SCL
IO2_SCL	37	38	I2C_SDA
S_SPI_CS0N	39	40	S_SPI_CS0N
SPI_CS1_0N	41	42	GND
S_D01	43	44	S_D02
S_D03	45	46	S_D04
S_D05	47	48	S_D06
S_D07	49	50	S_D08
D01	51	52	D02
D03	53	54	D04
D05	55	56	D06
D07	57	58	D08
S_F1_L1_A0N	59	60	DIR
S_GATE1EN	61	62	W1_CLR
KRXS	63	64	S_ESTOP_N
FAN_PWM1	65	66	FAN_PWM2
FAN_PWM1	67	68	FAN_PWM2
FAN_TACH1	69	70	FAN_TACH2
S_FAN_TACH1	71	72	FAN_TACH2
S_FAN_TACH3	73	74	S_FAN_TACH4
S_PG_2V3	75	76	S_PG_1V8
ETH_C1	77	78	S_ETH_RX0N
ETH_C2	79	80	GND




Schmitt buffer with 10k, separate from the 74LVC244A that carries GATE_EN, so one package cannot corrupt both safety channels. 10k pull-down: SYS unplugged = channel B not OK.




U1202

S_CANA_RX	2	1A1	1V
S_CANB_RX	4	1A2	1V
S_MCAN_RX	6	1A3	1V
S_SICIA_RX	8	1A4	1V
S_SICIB_RX	11	2A1	2V
S_SICIC_RX	13	2A2	2V
S_SPL_SOMI	15	2A3	2V
S_PG_24V	17	2A4	2V
GND	1	10E	20E
+3V3	20	VCC	
GND		GND	

SN74VLC244ADR




SYS makes its own 3.3 V and may drive these lines before this card's VDDIO is up; SPRSP14E 7.1 allows ± 20 mA total input-clamp current and 7.10.1.4.2 forbids driving pins early. 74LVC244A inputs and outputs are high impedance unpowered (loff) and its outputs never exceed VDDIO. tpd -5 ns.




Pin map = interfaces.SYS: SYS_RST_N lands directly on XRSn (open drain both sides).
 +24V (pins 1-2): this card's regulators and the PORT connector. +24V_GD (pins 3-4): switched by safety channel. 18 on SYS: goes ONLY to the four cell eFuses (cell sheets). The two never meet here. ETH_CT (77): PHY analog supply to the magnetics centre taps (Ethernet sheet).
 Inputs from SYS arrive as `S_<name>` and reach the MCU as `<name>` through the buffers.

The schematic diagram shows the power supply section. It includes three resistors (R1202, R1203, R1204) connected in parallel between the +3V3 supply and the S_3ANL_RX signal line. Additionally, there is a resistor (R1225) connected between the S_3V3_LINLUX signal line and the GND (ground) connection.



FLT_LATCH_N, GATE_EN, ESTOP_N: 10k to GND, so an unplugged SYS reads as tripped and the gates stay off.
Other inputs: 100k to their idle level (CAN/SCI receive high, the rest low).

[illegible]

GPIOs float in reset: CAN TX recessive, RS-485 DE off, DO and FLT_CLR low, SPI chip selects high
I2C: 2.2k pull-ups here (bus master side); SYS should not add a second pair.

Not bench-validated. Values marked calculated are not simulated.
Sheet 13
Schematics authored by Chinmoy Bhuyan
All interface contracts: gen/interfaces.py (CELL x4, PORT, SYS)

Sheet: /12 SYS-IO-AUX connector/
File: 12_sys.kicad_sch

Title: CTRL-C2000 control card - SYS-IO-AUX connector

Size: A2	Date: 2026-10-04	Rev: E0
----------	------------------	---------


Size: A2	Date: 2026-10-04
----------	------------------

KiCad E.D.A. 10.0.6

A horizontal number line with arrows at both ends. It has major tick marks labeled 10 and 11. A smaller tick mark is located exactly halfway between 10 and 11, representing 10.5.


--	--

JTAG CTI-20 (SPRU655I TABLE 13)




TMS 2.2k pull-up and TRSTn 2.2k pull-down (SPRSP14E table 6-1); TDIS to GND; VTRef via 100 R; RTCK looped to TCK; EMU0/1 4.7k pull-ups (no EMU pins on F2838x); RESET (open drain) on XRSn; EMU2-EMU4 (17-19) grounded as SPRSP14E 7.10.7 requires (CSR-07).

DEBUG UART (CM-UART-A, 3.3 V TTL)




Pin 1 GND, 2 TX (from MCU), 3 RX (to MCU); 100 R series each way.

CALIBRATION / SERIAL-NUMBER EEPROM




Address 1010111 (A2-A0 high = 0x57) so it cannot collide with a SYS EEPROM at the default 0x50. WP pulled high: write-protected unless firmware drives EEPROM_WP low.

STATUS LEDs AND ERRORSTS



GPIO sinks about 2 mA (680 R). ERRORSTS needs an external pull-down.

SDFM EXPANSION HEADER (NO MATING CONTRACT YET)



8 modulator data inputs (SD1/SD2 D1-D4) and one clock: XCLKOUT out, returned clock to all eight SDx_Cy inputs. 3.3 V CMOS; for an adjacent sensing board only.

Not bench-validated. Values marked calculated are not simulated.
Sheet 15
Schematics authored by Chinmoy Bhuyan
All interface contracts: gen/interfaces.py (CELL x4, PORT, SYS)

Sheet: /14 JTAG, UART, EEPROM, LEDs, SDFM/
File: 14_debug.kicad_sch

Title: CTRL-C2000 control card - JTAG, UART, EEPROM, LEDs, SDFM

Size: A3	Date: 2026-10-04	Rev: E0
KiCad E.D.A. 10.0.6		Id: 15/15