

PCS–P125 power 4W

Rev A0 | 2026–10–06 | Schematics authored by Chinmoy Bhuyan | PCS–P125 four–wire: two–level SiC bridge + neutral leg (6 x SG2M040170HJ per switch), split DC link, LCL, ports

01 Control connectors, defaults

PCS_PC (= PC pin for pin, 2x32) and PCS_X (2x8) to PV–CTL (PCS assembly); command pull–downs, RDY pull–up, DC– star points

File: sheets/01_pc.kicad_sch

02 DC link, bleeders, sensing

5 + 5 x C3D1U147 in two series halves, midpoint M (to the C_f star); bleeder per half; VB = V(DC+), VA = V(M) around VMID (REF3030E)

File: sheets/02_dclink.kicad_sch

03 Phase leg a, power stage

2 x 6 x SG2M040170HJ on Al2O3 pads (earthed section a); 10 k + 1 nF per gate; 3 sub–cells: 3 x 2.2 uF film + RC damper each

File: sheets/03_lega.kicad_sch

04 Phase leg b, power stage

2 x 6 x SG2M040170HJ on Al2O3 pads (earthed section b); 10 k + 1 nF per gate; 3 sub–cells: 3 x 2.2 uF film + RC damper each

File: sheets/04_legb.kicad_sch

05 Phase leg c, power stage

2 x 6 x SG2M040170HJ on Al2O3 pads (earthed section c); 10 k + 1 nF per gate; 3 sub–cells: 3 x 2.2 uF film + RC damper each

File: sheets/05_legc.kicad_sch

06 Neutral leg n, power stage

2 x 6 x SG2M040170HJ on Al2O3 pads (earthed section n); 10 k + 1 nF per gate; 3 sub–cells: 3 x 2.2 uF film + RC damper each

File: sheets/06_legn.kicad_sch

07 Leg a high–side gate drive

gdrv.channel() 6 x SG2M040170HJ; NSI6651ASC–Q1 +18/–3.5 V, 8.75/8.75 ohm per device; PNP turn–off buffers, Miller clamps, booster, DESAT

File: sheets/07_gdah.kicad_sch

08 Leg a low–side gate drive

gdrv.channel() 6 x SG2M040170HJ; NSI6651ASC–Q1 +18/–3.5 V, 8.75/8.75 ohm per device; PNP turn–off buffers, Miller clamps, booster, DESAT; bias SN6505B + T_BIAS4

File: sheets/08_gdal.kicad_sch

09 Leg b high–side gate drive

gdrv.channel() 6 x SG2M040170HJ; NSI6651ASC–Q1 +18/–3.5 V, 8.75/8.75 ohm per device; PNP turn–off buffers, Miller clamps, booster, DESAT

File: sheets/09_gdbh.kicad_sch

10 Leg b low–side gate drive

gdrv.channel() 6 x SG2M040170HJ; NSI6651ASC–Q1 +18/–3.5 V, 8.75/8.75 ohm per device; PNP turn–off buffers, Miller clamps, booster, DESAT; bias SN6505B + T_BIAS4

File: sheets/10_gdbl.kicad_sch

11 Leg c high–side gate drive

gdrv.channel() 6 x SG2M040170HJ; NSI6651ASC–Q1 +18/–3.5 V, 8.75/8.75 ohm per device; PNP turn–off buffers, Miller clamps, booster, DESAT

File: sheets/11_gdch.kicad_sch

12 Leg c low–side gate drive

gdrv.channel() 6 x SG2M040170HJ; NSI6651ASC–Q1 +18/–3.5 V, 8.75/8.75 ohm per device; PNP turn–off buffers, Miller clamps, booster, DESAT; bias SN6505B + T_BIAS4

File: sheets/12_gdcl.kicad_sch

13 Leg n high–side gate drive

gdrv.channel() 6 x SG2M040170HJ; NSI6651ASC–Q1 +18/–3.5 V, 8.75/8.75 ohm per device; PNP turn–off buffers, Miller clamps, booster, DESAT

File: sheets/13_gdnh.kicad_sch

14 Leg n low–side gate drive

gdrv.channel() 6 x SG2M040170HJ; NSI6651ASC–Q1 +18/–3.5 V, 8.75/8.75 ohm per device; PNP turn–off buffers, Miller clamps, booster, DESAT; bias SN6505B + T_BIAS4

File: sheets/14_gdnl.kicad_sch

15 Phase a LCL filter, current sensor

Switch node –> L1 (chassis) –> sensor –> C_f node F_A: C_f 2 x 25 uF + R_d–C_d to the star M (DC midpoint) –> L2 (chassis) –> AC port

File: sheets/15_filta.kicad_sch

16 Phase b LCL filter, current sensor

Switch node –> L1 (chassis) –> sensor –> C_f node F_B: C_f 2 x 25 uF + R_d–C_d to the star M (DC midpoint) –> L2 (chassis) –> AC port

File: sheets/16_filtb.kicad_sch

17 Phase c LCL filter, current sensor

CASUATED not (a) based) design check (5–steps every number) build (output PCS–P125 (Phase) design checks for values at: each from 25 mV/bur, 4–pole design, per 6 x SG2M040170HJ, 100 k to VMID, 4.7 nF); VC1–3 at the C_f nodes, VG1–3 at the AC terminal taps; OPA2388 followers to PCS_X islands (functional: NSI6651, T_BIAS4), PE (pads, heatsink, NTC lugs, Y / varistor / IMD crossings), SELV (AUX–T1).

File: sheets/17_filtc.kicad_sch

18 Neutral leg filter, current sensor

to the star M (DC midpoint; star unchanged) –> N pole of K1 / K2 (no L2) islands (functional: NSI6651, T_BIAS4), PE (pads, heatsink, NTC lugs, Y / varistor / IMD crossings), SELV (AUX–T1).

File: sheets/18_filtn.kicad_sch

19 AC voltage sensing

per 6 x SG2M040170HJ, 100 k to VMID, 4.7 nF); VC1–3 at the C_f nodes, VG1–3 at the AC terminal taps; OPA2388 followers to PCS_X islands (functional: NSI6651, T_BIAS4), PE (pads, heatsink, NTC lugs, Y / varistor / IMD crossings), SELV (AUX–T1).

File: sheets/19_acsense.kicad_sch

20 Port B power path (battery)

Varistor Y + monitor, aR fuses

File: sheets/20_portb_power.kicad_sch

21 Port B sensing and interlocks

References, BUS– shunt amplifier + hold–off / OC windows, dividers, dV amplifier, polarity and dV interlocks

File: sheets/21_portb_sens.kicad_sch

22 Port B coil drives

Contactor + precharge relay: interlock logic, fail–safe high side, economiser; passive bank bleeder

File: sheets/22_portb_coil.kicad_sch

23 DC terminals, insulation test

DC terminals 250 A, X / Y capacitors, board entries, removable PE link, port status to PCS_PC, insulation monitor (port.lean_lmd)

File: sheets/23_dc_term.kicad_sch

24 AC ports: contactors, SPD, RCM (four–wire)

L2 out / N_F –> K1 –> K2 (4–pole) –> CM choke (4 bars) –> AC terminals L1–L3, N; coil drivers: 4 x TVT25751 + 4 x Y1 to PE_T; type–B RCM sensor around L1–L3 + N

File: sheets/24_ac_ports.kicad_sch

Not bench–validated. Values read from sim/out/pcs_design/pcs_spec.json; checks: design_check()

Sheet 1

Schematics authored by Chinmoy Bhuyan

Live board referenced to DC–; gate islands functional; HV–PE basic

Sheets:

File: F

Title

Size:

KiCad

2

Pinout diagram for X9555WV-2x08-6TV01 connector J102:

Pin	Signal
1	VG1
2	VG2
3	VG3
4	AGND
5	VC1
6	VC2
7	VC3
8	AGND
9	RCM
10	RCM_TST
11	NTC9
12	AGND
13	K_AC2
14	VGN
15	GND
16	GND

The schematic diagram illustrates the power management section of the SN74AHC1G08BDBVR. It features a chain of inverters (U102-U109) and a final output inverter (U101) connected to a 5V supply. The diagram includes various capacitors (C103-C111), resistors (R119), and logic components (U102-U109, U101). The components are interconnected to provide a stable 5V supply to the logic circuit.

AGND NT101 GND
Net tie: single AGND-GND star point

NT102
Net tie: single AGND-GND star point


GND

#FLG102 PWR_FLAG +5V

#FLG103 PWR_FLAG GND


#FLG104 PWR_FLAG AGND

SPLIT DC LINK




Upper half DC+ to M, lower half M to DC-, 5 x 140 uF each (700 uF per half, 350 uF in series).
M is the C_f star point of the LCL filter (no midpoint control: two-level).

BLEEDERS (BALANCE THE HALVES, DISCHARGE THE LINK)




4 x 88.7k 1210 per half (354.8k); label 'wait 15 min'.

REFERENCE (PORT.LEAN_REFS: REF3030E, VMID 1.646 V AND THE DC-PORT THRESHOLD LADDERS)




Shared with the DC port (stage 4). VMID buffered here; IA, IA_H, VAX of PCS_PC sit on it.

MIDPOINT DIVIDER (6 X 1 M ARHV06 + 4.99 K TO VMID, 4.7 NF: 1 V = 1203 V)



VA = VMID + V(M)/1203 (OPA2388 follower); its second half is the VMID follower. VB (DC+) comes from the DC port's bank divider (lean_dividers).

DC-LINK TEMPERATURE (NTC9 TO PCS_X)



Murata NCP15 10 k on the board between the film capacitors; biased on the control board.


Not bench-validated. Values read from sim/out/pcs_design/pcs_spec.json; checks: design_check()
Sheet 3
Schematics authored by Chinmoy Bhuyan
Live board referenced to DC-; gate islands functional; HV-PE basic

Sheet: /02 DC link, bleeders, sensing/
File: 02_dclink.kicad_sch

Title: PCS-P125 power 4W – DC link, bleeders, sensing


Size: A3	Date: 2026-10-06	Rev: A0
KiCad E.D.A. 10.0.6		Id: 3/32

LEG A HIGH SWITCH: 6 X SG2M040170HJ




Per device: own gate net G_AH<1> and Kelvin net KS_AH<1> (gate network on the gate-drive sheet). BOM NOTE: R_DS(on) of the six within +/-5 % (V_GS 18 V, 38 A, 25 C), V_GS(th) within +/-0.25 V, one lot per switch (pcs_spec device_acceptance, PCM-06).

LEG A LOW SWITCH: 6 X SG2M040170HJ




Per device: own gate net G_AL<1> and Kelvin net KS_AL<1> (gate network on the gate-drive sheet). BOM NOTE: R_DS(on) of the six within +/-5 % (V_GS 18 V, 38 A, 25 C), V_GS(th) within +/-0.25 V, one lot per switch (pcs_spec device_acceptance, PCM-06).

LEG A SUB-CELL 1: DECOUPLING + RC DAMPER




3 x FCSA3DS225 at devices 1-2 (high and low); damper 2 x (3 x 15R) + 2 x 4.7n 2 kV COG in series, loop at the pins <= 3 nH (LAYOUT).

LEG A SUB-CELL 2: DECOUPLING + RC DAMPER



3 x FCSA3DS225 at devices 3-4 (high and low); damper 2 x (3 x 15R) + 2 x 4.7n 2 kV COG in series, loop at the pins <= 3 nH (LAYOUT).

LEG A SUB-CELL 3: DECOUPLING + RC DAMPER




3 x FCSA3DS225 at devices 5-6 (high and low); damper 2 x (3 x 15R) + 2 x 4.7n 2 kV COG in series, loop at the pins <= 3 nH (LAYOUT).

Not bench-validated. Values read from sim/out/pcs_design/pcs_spec.json; checks: design_check()
Sheet 4
Schematics authored by Chinmoy Bhuyan
Live board referenced to DC-; gate islands functional; HV-PE basic


Sheet: /03 Phase leg a, power stage/ File: 03_lega.kicad_sch		
Title: PCS-P125 power 4W - Phase leg a, power stage		
Size: A2	Date: 2026-10-06	Rev: A0
KiCad E.D.A. 10.0.6		Id: 4/32

LEG B HIGH SWITCH: 6 X SG2M040170HJ




Per device: own gate net G_BH<1> and Kelvin net K_S_BH<1> (gate network on the gate-drive sheet). BOM NOTE: R_DS(on) of the six within +/-5 % (V_GS 18 V, 38 A, 25 C). V_GS(th) within +/-0.25 V, one lot per switch (pcs_spec device_acceptance, PCM-06).

LEG B LOW SWITCH: 6 X SG2M040170HJ




Per device: own gate net G_BL<1> and Kelvin net K_S_BL<1> (gate network on the gate-drive sheet). BOM NOTE: R_DS(on) of the six within +/-5 % (V_GS 18 V, 38 A, 25 C). V_GS(th) within +/-0.25 V, one lot per switch (pcs_spec device_acceptance, PCM-06).

LEG B SUB-CELL 1: DECOUPLING + RC DAMPER




3 x FC5A30S225 at devices 1-2 (high and low); damper 2 x (3 x 15R) + 2 x 4.7n 2 kV COG in series, loop at the pins <= 3 nH (LAYOUT).

LEG B SUB-CELL 2: DECOUPLING + RC DAMPER



3 x FC5A30S225 at devices 3-4 (high and low); damper 2 x (3 x 15R) + 2 x 4.7n 2 kV COG in series, loop at the pins <= 3 nH (LAYOUT).

LEG B SUB-CELL 3: DECOUPLING + RC DAMPER




3 x FC5A30S225 at devices 5-6 (high and low); damper 2 x (3 x 15R) + 2 x 4.7n 2 kV COG in series, loop at the pins <= 3 nH (LAYOUT).

Not bench-validated. Values read from sim/out/pcs_design/pcs_spec.json; checks: design_check()
Sheet 5
Schematics authored by Chinmoy Bhuyan
Live board referenced to DC-; gate islands functional; HV-PE basic


Sheet: /04 Phase leg b, power stage/ File: 04_legb.kicad_sch		
Title: PCS-P125 power 4W - Phase leg b, power stage		
Size: A2	Date: 2026-10-06	Rev: A0
KiCad E.D.A. 10.0.6	Id: 5/32	

LEG C HIGH SWITCH: 6 X SG2M040170HJ




Per device: own gate net G_CH<k> and Kelvin net KS_CH<k> (gate network on the gate-drive sheet). BOM NOTE: R_DS(on) of the six within +/- 5 % (V_GS 18 V, 38 A, 25 C), V_GS(th) within +/- 0.25 V, one lot per switch (pcs_spec device_acceptance, PCM-06).

LEG C LOW SWITCH: 6 X SG2M040170HJ




Per device: own gate net G_CL<k> and Kelvin net KS_CL<k> (gate network on the gate-drive sheet). BOM NOTE: R_DS(on) of the six within $\pm 5\%$ (V_{GS} 18 V, 38 A, 25 C), $V_{GS(th)}$ within ± 0.25 V, one lot per switch (pcs_spec device_acceptance, PCM-06).

LEG C SUB-CELL 1: DECOUPLING + RC DAMPER




3 x FCSA3DS225 at devices 1-2 (high and low); damper 2 x (3 x 15R) + 2 x 4.7n 2 kV COG in series, loop at the pins <= 3 nH (LAYOUT).

LEG C SUB-CELL 2: DECOUPLING + RC DAMPER



3 x FCSA3DS225 at devices 3-4 (high and low); damper 2 x (3 x 15R) + 2 x 4.7n 2 kV COG in series, loop at the pins <= 3 nH (LAYOUT).

LEG C SUB-CELL 3: DECOUPLING + RC DAMPER



3 x FCSA3DS225 at devices 5-6 (high and low): damper 2 x (3 x 15R) + 2 x 4.7n 2 kV COG in series loop at the pins ≤ 3 nH (LAYOUT).


Not bench-validated. Values read from sim/out/pcs_design/pcs_spec.json; checks: design_check()
Sheet 6
Schematics authored by Chinmoy Bhuyan
Live board referenced to DC-; gate islands functional; HV-PE basic

Sheet: /05 Phase leg c, power stage/
File: 05_legc.kicad_sch


Title: PCS-P125 power 4W – Phase leg c, power stage

Size: A2	Date: 2026-10-06	Rev: A0
KiCad E.D.A. 10.0.6		Id: 6/32


LEG N HIGH SWITCH: 6 X SG2M040170HJ



LEG N LOW SWITCH: 6 X SG2M040170HJ




LEG N SUB-CELL 1: DECOUPLING + RC DAMPER




3 x FCSA3DS225 at devices 1-2 (high and low); damper 2 x (3 x 15R) + 2 x 4.7n 2 kV COG in series, loop at the pins <= 3 nH (LAYOUT).

LEG N SUB-CELL 2: DECOUPLING + RC DAMPER




3 x FCSA3DS225 at devices 3-4 (high and low); damper 2 x (3 x 15R) + 2 x 4.7n 2 kV COG in series, loop at the pins <= 3 nH (LAYOUT).

LEG N SUB-CELL 3: DECOUPLING + RC DAMPER




3 x FCSA3DS225 at devices 5-6 (high and low); damper 2 x (3 x 15R) + 2 x 4.7n 2 kV COG in series, loop at the pins <= 3 nH (LAYOUT).

AH: LOGIC SIDE




IN+ = own PWM; IN- = complementary switch, falling edge stretched 3.65k/100p (interlock + min dead time = max(firmware, hardware)). Bias PG (active low) pulls RDY low.

AH: DRIVER AND 6 GATES




Per device: Ron/Roff, 0.5R Kelvin R to the COM star, 10k and Zeners (about +21 V / -5.7 V) on its own Kelvin net.
Miller hold: N-MOSFET clamp (PMV30ENEA) gate-pin to a local VEE (1u on the Kelvin pin). LAYOUT: FET + 1u at the device, loop <= 1 nH.

AH: MILLER CLAMP CONTROL




MMBT3906 inverter (E COM, base BAT54+2.2k on CLAMP) drives CG to COM once the lowest gate is below -1.2 V.
MMBT3904 release (from OUTH via 5.6 V Zener) holds CG at VEE while OUTH drives.

AH: SHORT-CIRCUIT BOOSTER




DESAT > 10.3-10.9 V (above the 10.0 V maximum trip of the -Q1 grade) -> MMBT3904 -> MMBT3906 charges BG to VEE + 10 V; per device A03400A + 22R pull the gate to VEE; BG holds -3 us (1k + FET gates).

AH: DESAT











DESAT pin (internal 500 uA blanking source, trip 8.5–10.0 V) – Rs – 2 x US1M – drain.
BAT54S keeps DX between COM and VDD against dv/dt through the string: Cblk footprint DNP.


AH: TURN-OFF BUFFER



2 x XZTP25040DFH emitter followers on OUTL (B-E 1k, C to VEE): each sinks the Roff current of 3 gates; the NSI6651 supplies base current only. Turn-on stays on OUTH.




BH: LOGIC SIDE




IN+ = own PWM; IN- = complementary switch, falling edge stretched 3.65k/100p (interlock + min dead time = max(firmware, hardware)); Bias PG (active low) pulls RDY low.

BH: DRIVER AND 6 GATES




Per device: Ron/Roff, 0.5R Kelvin R to the COM star, 10k and Zeners (about +21 V / -5.7 V) on its own Kelvin net. Miller hold: N-MOSFET clamp (PMV30ENEAE) gate-pin to a local VEE (1u on the Kelvin pin). LAYOUT: FET + 1u at the device, loop <= 1 nH.

BH: TURN-OFF BUFFER




2 x ZXTP25040DFHT emitter followers on OUTL (B-E 1k, C to VEE); each sinks the Roff current of 3 gates; the NSI6651 supplies base current only; Turn-on stays on OUTH.

BH: MILLER CLAMP CONTROL




MMBT3906 inverter (E COM, base BAT54+2.2k on CLAMP) drives CG to COM once the lowest gate is below -1.2 V; MMBT3904 release (from OUTH via 5.6 V Zener) holds CG at VEE while OUTH drives.

BH: SHORT-CIRCUIT BOOSTER



DESAT > 10.3-10.9 V (above the 10.0 V maximum trip of the -Q1 grade) -> MMBT3904 -> MMBT3906 charges BG to VEE + 10 V, per device A03400A + 22R pull the gate to VEE; BG holds -3 us (1k + FET gates).

BH: DESAT




DESAT pin (Internal 500 uA blanking source, trip 8.5-10.0 V) - Rs ~ 2 x US1M - drain. BAT545 keeps DX between COM and VDD against dv/dt through the string; Cbik footprint DNP.

Not bench-validated. Values read from sim/out/pcs_design/pcs_spec.json; checks: design_check()
Sheet 10
Schematics authored by Chinmoy Bhuyan
Live board referenced to DC-; gate islands functional; HV-PE basic


Sheet: /09 Leg b high-side gate drive/
File: 09_gdbh.kicad_sch
Title: PCS-P125 power 4W - Leg b high-side gate drive
Size: A2 Date: 2026-10-06 Rev: A0
KiCad E.D.A. 10.0.6 Id: 10/32

BL: LOGIC SIDE




```
#PL61003
  Ⓢ
PWR_LAG
CON_B1
```

BL: DRIVER AND 6 GATES




Per device: Ron/Roff, 0.5R Kelvin R to the COM star, 10k and Zeners (about +21 V / -5.7 V) on its own Kelvin set.
Miller hold: N-MOSFET clamp (PMV30ENEA) gate-pin to a local VEE (1u on the Kelvin pin). LAYOUT: FET + 1u at the device, loop <= 1 nH

BL: TURN-OFF BUFFER




2 x ZXT25040DFH emitter followers on OUTL (B-E 1k, C to VEE): each sinks the Roff current of 3 gates. The NSI66S1 supplies base current only. Turn-on stays on OUTH.

BL: MILLER CLAMP CONTROL




MMBT3906 Inverter (E COM, base BAT54+2.2k on CLAMP) drives CG to COM once the lowest gate is below -1.2 V
MMBT3904 release (from OUTH via 5.6 V Zener) holds CG at VEE while OUTH drives.

BL: SHORT-CIRCUIT BOOSTER




DESAT > 10.3-10.9 V (above the 10.0 V maximum trip of the -Q1 grade) -> MMBT3904
per device AD3400A + 22R pull the gate to VEE; BG holds -3 us (1k + FET gates).

BL: DESAT



DESAT pin (internal 500 uA blanking source, trip 8.5-10.0 V) - $R_s = 2 \times US1M$ - drain.


PHB: GATE BIAS (PER PHASE)



LEG B: LAYOUT RULES


Gate and Kelvin of each device as coupled pairs of equal length from the COM star; Ron, Roff, Kelvin R, 10k + 1n. Zeners and the clamp FET + C_{VL} at each device (Isop < 1 nH). PNP followers next to their three gates, DESAT string $\times$ 2.5 mm pad gap per diode: coat to PDI. Miller hold of six gates NOT simulated - BENCH TEST.

CH: LOGIC SIDE




IN+ = own PWM; IN- = complementary switch, falling edge stretched 3.65k/100p
(interlock + min dead time = max(firmware, hardware)). Bias PG (active low) pulls RDY low.

CH: DRIVER AND 6 GATES




Per device: Ron/Roff, 0.5R Kelvin R to the COM star, 10k and Zeners (about +21 V / -5.7 V) on its own Kelvin net.
Miller hold: N-MOSFET clamp (PMV30ENEA) gate-pin to a local VEE (1u on the Kelvin pin). LAYOUT: FET + 1u at the device, loop <= 1 nH.

CH: MILLER CLAMP CONTROL




MMBT3906 inverter (E COM, base BAT54+2.2k on CLAMP) drives CG to COM once the lowest gate is below -1.2 V.
MMBT3904 release (from OUTH via 5.6 V Zener) holds CG at VEE while OUTH drives.

CH: SHORT-CIRCUIT BOOSTER




DESAT > 10.3-10.9 V (above the 10.0 V maximum trip of the -Q1 grade) -> MMBT3904 -> MMBT3906 charges BG to VEE + 10 V; per device AQ3400A + 22R pull the gate to VEE; BG holds -3 us (1k + FET gates).

CH: DESAT




DESAT pin (internal 500 uA blanking source, trip 8.5–10.0 V) – Rs – 2 x US1M – drain.
BAT54S keeps DX between COM and VDD against dv/dt through the string: Cblk footprint DNP.

CH: TURN-OFF BUFFER




2 x ZXTPT25040DFH emitter followers on OUTL (B-E 1k, C to VEE): each sinks the Roff current of 3 gates; the NSI6651 supplies base current only. Turn-on stays on OUTH.

CL: LOGIC SIDE



IN+ = own PWM; IN- = complementary switch, falling edge detected 3.6V/100pF.
COM1CL = this dead time = deadTime; turn-on; CL; SW PS (active low) until RDT low.

CL: DESAT




DESAT pin (Interval 500 us blanking source, trip 8.5-10.0 V) - R_{ds} = 2 x USM - drain.
BATTING keeps SW between COM and VDD against RvD through the wiring CSB footprint ONP.

LEG C: LAYOUT RULES


Gate and Keils of each device are coupled pairs of equal length from the COM start Ron Ruff Keils R 10k + 1n.
Zener and the clamp PEE = C_{cl} at each device (loop = 3 mH). PNP follows next to their three gates. DESAT
drift = 2.5 mm pad gap per diode; coat to PDS. Miller hold of six gates NOT simulated - BENCH TEST.

CL: DRIVER AND 6 GATES




Per device: R_{ds}/R_{uff} 0.58 Keils R to the COM star 10k and Zeners (about +21 V -5.7 V) on its own Keils VEE.
Miller hold to MOSFET clamp (PNEG401DCE) gate-pin to a base VEE (to on the Keils pin) L_{gate} (L_{gate} = 1 nH at the device, loop = 1 mH).

CL: TURN-OFF BUFFER




2 x ZTP250400PHTA emitter followers on OUTL (B-E 1k, C to VEE) each sinks the Buff current of 3 gates;
the R12045 isolates base current only. Turn-on: R_{ds} = 10k.

CL: MILLER CLAMP CONTROL




HMET3906: Inverse (E COM base BATT+2.2k on CLAMP) drives CC to COM once the lowest gate is below -1.2 V;
HMET3904: release (from OUTL via 5.6 V Zener) holds CC at VEE while OUTL drives.

CL: SHORT-CIRCUIT BOOSTER



DESAT > 10.3-10.9 V (above the 10.0 V maximum trip of the -0.1 grade) -> HMET3904 -> HMET3906 charges BG to VEE + 10 V;
per device MOS4004 + 22k pull the gate to VEE; BG Node -3 vs (1k + PEE gates).


PHC: GATE BIAS (PER PHASE)



Gate-bias transformer per phase (sim/out/magnetics/design.gdn/bias.transformer.json): DMSC EP17 set (DMR4), ungapped, 4+624 vA, ratio 1:6, barrier 1.77 of high-side winding to primary / 3.43 of adjacent sections, functional insulation PD-free >= 1.75 Vpk; 2.18 USD (1 k, ESTIMATE)


PHC0508 push-pull 420 kHz from -VDD, BATT_{IN} high = on 1.8kA custom functional insulation
PD-free >= 1.75 Vpk, <= 5 pF per secondary. Per channel bridge PNP regulatory VDD-VEE, ATLAS1 COM split.

NH: LOGIC SIDE




IN+ = own PWM; IN- = complementary switch, falling edge stretched 3.65k/100p (interlock + min dead time = max(firmware, hardware)). Bias PG (active low) pulls RDY low.

NH: DRIVER AND 6 GATES




Per device: Ron/Roff, 0.5R Kelvin R to the COM star, 10k and Zeners (about +21 V / -5.7 V) on its own Kelvin net.
Miller hold: N-MOSFET clamp (PMV30NEA) gate-pin to a local VEE (1u on the Kelvin pin). LAYOUT: FET + 1u at the device, loop <= 1 nH.

NH: MILLER CLAMP CONTROL




MMBT3906 inverter (E COM, base BAT54+2.2k on CLAMP) drives CG to COM once the lowest gate is below -1.2 V
MMBT3904 release (from OUTH via 5.6 V Zener) holds CG at VEE while OUTH drives.

NH: SHORT-CIRCUIT BOOSTER




DESAT > 10.3-10.9 V (above the 10.0 V maximum trip of the -Q1 grade) -> MMBT3904 -> MMBT3906 charges BG to VEE + 10 V; per device A03400A + 22R pull the gate to VEE; BG holds ~3 us (1k + FET gates).

NH: DESAT




DESAT pin (internal 500 uA blanking source, trip 8.5–10.0 V) – Rs – 2 x US1M – drain.
BAT54S keeps DX between COM and VDD against dv/dt through the string: Cblk footprint DNP.

NH: TURN-OFF BUFFER




2 x ZXTPT25040DFH emitter followers on OUTL (B-E 1k, C to VEE): each sinks the Roff current of 3 gates; the NSI6651 supplies base current only. Turn-on stays on OUTH.

NL: LOGIC SIDE




IN+ = own PWM; IN- = complementary switch, falling edge stretched 3.65k/100p (interlock + min dead time = max(firmware, hardware)). Bias PG (active low) pulls I

NL: DRIVER AND 6 GATES




Per device: Ros/Roff, 0.5R Kelvin R to the COM star, 10k and Zeners (about +21 V / -5.7 V) on its own Kelvin net.
Miller hold: N-MOSFET clamp (PMV30ENEA) gate-pin to a local VEE (1u on the Kelvin pin). LAYOUT: FET + 1u at the device, loop <= 1 nH.

NL: TURN-OFF BUFFER




2 x ZKTP250400FH emitter followers on OUTL (B-E 1k. C to VEE); each sinks the Roff current of 3 gates the NS16651 supplies base current only. Turn-on stays on OUTH.

NL: MILLER CLAMP CONTROL




NMBT3906 inverter (E COM, base BAT54+2.2k on CLAMP) drives CG to COM once the lowest gate is below -1.2 V. NMBT3904 release (from OUTH via 5.6 V Zener) holds CG at VEE while OUTH drives.

NL: SHORT-CIRCUIT BOOSTER




DESAT > 10.3-10.9 V (above the 10.0 V maximum trip of the -Q1 grade) -> MMBT3 per device AD3400A + 22R pull the gate to VEE; BG holds -3 us (1k + FET gates).

NL: DESAT



DESAT pin (internal 500 uA blanking source, trip 8.5–10.0 V) = Rs = 2 x US1M = drain.
BAT54S keeps DX between COM and VDD against dv/dt through the string; Cblk footprint DNP.




PHN: GATE BIAS (PER PHASE)




LEG N: LAYOUT RULES

Gate and Kelvin of each device as coupled pairs of equal length from the COM star; Ron, Roff, Kelvin R, 10k + 1n Zeners and the clamp FET + C.VL at each device (isop <= 1 nH). PNP followers next to their three gates. DESAT

string >= 2.5 mm pad gap per diode; coat to PD1. Miller hold of six gates NOT simulated = BENCH TEST.




PHASE B: L1 AND L2 (CHASSIS, CUSTOM) AND THEIR STUDS




Board studs (REDCUBE press-fit, 100 A each): 3 x switch node to L1, 3 x L1 out (C_f node, its busbar through the sensor), 3 x C_f node to L2, 3 x L2 out (to AC contactor K1 on the port sheet). Cores bonded to PE.

PHASE B CURRENT SENSOR STK-250H0/4 (C_F SIDE OF L1)



IL2 = Uref + 3.2 mV/A x I (I + = L1 -> C_f; body arrow, verify at Incoming inspection), IL2R = its Uref pin; 100R + 1 nF each at the source (as PV-PWR). Primary = L1's output busbar through the aperture (a 50 Hz-smooth node, not the switch node). OCD (open drain, 2.93 x I_PN = 732 A +/-10 %) not used: above both IL windows and the L1 limit.

PHASE B C_F AND DAMPING BRANCH (STAR = M, THE DC MIDPOINT)






C_f = 2 x 25 uF MKP (50 uF); R_d 2 ohm + C_d 10 uF in series, F_B to M.


Not bench-validated. Values read from sim/out/pcs_design/pcs_spec.json; checks: design_check()
Sheet 17
Schematics authored by Chinmoy Bhuyan
Live board referenced to DC-; gate islands functional; HV-PE basic

Sheet: /16 Phase b LCL filter, current sensor/
File: 16_filtb.kicad_sch


Title: PCS-P125 power 4W – Phase b LCL filter, current sensor

Size: A3	Date: 2026-10-06	Rev: A0
KiCad E.D.A. 10.0.6		Id: 17/32






DIVIDERS (1 V = 1203 V AROUND VMID, BIPOLAR: THE TERMINALS FLOAT AGAINST DC- WITH THE CONTACTORS OPEN)



Relay test: VG vs VC per phase with one contactor closed at a time (firmware).

FOUR-WIRE: VGN AT THE N TERMINAL TAP (6 X 1 M + 4.99 K TO VMID, 4.7 NF), OPA2388 FOLLOWER TO PCS_X




N-leg loop $v(N_F - M) = VGN - VA$ with the contactors closed; relay test of the N pole = VGN against VA (the N leg holds N_F at M); the amplifier's second half is a spare follower on AGND.

PORT B (BATTERY SOURCE), D-044 LEAN PORT


Terminal side B_{IN+} / B_{IN-}, bank DC+. HCHVF1000-400A-38R aR in both poles.
Contactor opens <= 0.97 kA, held above (port_spec lean). Fuse / contactor coordination: the board's design check.

ON-BOARD SURGE PROTECTION: VARISTOR Y (IC-01, IC-12)



TVT25751 x 3 (615 VDC, thermal link + monitor lead): MOV1 +/M, MOV2 -/M, MOV3 M/PE_T. Up,eff 3793 V pole-P and pole-pole at In 3 kA (calc., ≤ 4.0 kV $\rightarrow$ reinforced 6 kV / basic 4 kV, D=032): Imax 25 kA, Branch fuses ETI CH14x51 gPV 36 A 30 kA (L/R 2 ms). Monitor loop through both fuses and all three links $\rightarrow$ CNY65B $\rightarrow$ RB1 (sum on the ID line): RB1 = 1 at rest above 200 V = varistor network open $\rightarrow$ CTRL inhibits/stops.

AR FUSES (BATTERY-TYPE PORT)



HCHVF1000-400A-38R in both poles (aR, partial range): see the board's design check.

Not bench-validated. Values read from sim/out/pcs_design/pcs_spec.json; checks: design_check()
Sheet 21
Schematics authored by Chinmoy Bhuyan
Live board referenced to DC--; gate islands functional; HV-PE basic

Sheet: /20 Port B power path (battery)/
File: 20_leanB_power.kicad_sch

Title: PCS-P125 power 4W – Port B power path (battery)

Size: A2	Date: 2026-10-06	Rev: A0
KiCad E.D.A. 10.0.6		Id: 21/32

[illegible]

	1	2	3	4	5	6	7	8
A								
B								
C								
D								
E								
F								

Not bench-validated. Values read from sim/out/pcs_design/pcs_spec.json; checks: design_check()
Sheet 23
Schematics authored by Chinmoy Bhuyan
Live board referenced to DC-; gate islands functional; HV-PE basic

Sheet: /22 Port B coil drives/
File: 22_leanB_drive.kicad_sch

Title: PCS-P125 power 4W – Port B coil drives

Size: A3


Date: 2026-10-06

Rev: A0

KiCad E.D.A. 10.0.6


Id: 23/32

DC TERMINALS AND FILTER



B_TERM+/- (250 A), X 2.2 uF 1300 V across the port, Y1 4.7 nF pole - PE_T (removable PE link for the hipot).
Board taps B_IN+ / B_IN- by short links.

PORT STATUS TO PCS_PC




HOLD = B_HOLD (||| >= 0.97-1.03 kA: contactor held). MOV_OK high while the varistor monitor loop conducts. Port over-current (387-413 A) pulls FLT_N low (open drain): the latch trips without firmware.

PE



PE_T (Y capacitors, MOV3, IMD strings) reaches PE through a removable strap (open for the hipot).

INSULATION MONITOR (PORT.LEAN_IMD)



Battery side, contactors open (IEC 62109-2 style check before connecting):
IMD_SW1 = string B_IN+ -> PE, IMD_SW2 = PE -> DC-; VPE to PCS_PC.

Not bench-validated. Values read from sim/out/pcs_design/pcs_spec.json; checks: design_check()
Sheet 24


Schematics authored by Chinmoy Bhuyan
Live board referenced to DC-; gate islands functional; HV-PE basic

Sheet: /23 DC terminals, insulation test/
File: 23_dcterm.kicad_sch

Title: PCS-P125 power 4W – DC terminals, insulation test


Size: A3	Date: 2026-10-06	Rev: A0
KiCad E.D.A. 10.0.6		Id: 24/32

AC CONTACTORS K1, K2 (CHASSIS, RFQ): TWO 4–POLE CONTACTORS IN SERIES, THE N POLE SWITCHED WITH THE PHASES




Relay test before every connection: K1 alone, then K2 alone; phases VG – VC, the N pole VGN against VA (the N leg holds N_F at M). Close only after synchronisation, open only at zero current (firmware). Coils as the 3–pole (ASSUMED).

COIL DRIVERS (PORT_LEAN_DRV): BSS138 -> IRFR9214 FROM THE LIVE 24 V, S2M + SMBJ33A CLAMP




K1 from K_A (= K_AC1), K2 from K_AC2; logic lost = coil off. The contactors' DC coil modules economise.

CM CHOKE (CHASSIS, CUSTOM, FOUR BARS ON EDGE) AND AC TERMINALS




One turn of the three phase busbars and N through the same cores; terminals L1–L3 and N 250 A; PE terminal on the chassis.

AC SURGE PROTECTION (TYPE II) AND Y1, L1–L3 AND N ('4+0')



Per conductor a thermally protected varistor TVT25751 (465 V AC) and a Y1 4.7 nF to PE.T; L–N protection through two discs in series; the removable PE link opens them for the hipot. Monitor leads to test points (OPEN 5).

RESIDUAL–CURRENT SENSOR (TYPE B, RFQ)




Around L1–L3 and N between the CM choke and the terminals; RCM analog out and RCM_TST to PCS_X.

Not bench–validated. Values read from sim/out/pcs_design/pcs_spec.json; checks: design_check()
Sheet 25
Schematics authored by Chinmoy Bhuyan
Live board referenced to DC–; gate islands functional; HV–PE basic

Sheet: /24 AC port: contactors, SPD, RCM (four–wire)/
File: 24_acport.kicad_sch

Title: PCS–P125 power 4W – AC port: contactors, SPD, RCM (four–wire)

Size: A3 Date: 2026–10–06 Rev: A0
KiCad E.D.A. 10.0.6 Id: 25/32



Not bench-validated. Values read from sim/out/pcs_design/pcs_spec.json; checks: design_check()
Sheet 26
Schematics authored by Chinmoy Bhuyan
Live board referenced to DC-; gate islands functional; HV-PE basic


Sheet: /25 PE bonds, heatsink, NTC inputs/
File: 25_pe.kicad_sch

Title: PCS-P125 power 4W - PE bonds, heatsink, NTC inputs

Size: A3Date: 2026-10-06Rev: A0


KiCad E.D.A. 10.0.6Id: 26/32

24 V -> +5V (LMR38020, 400 KHZ, 2 A)




NSI6651 inputs, AHCT, sensors, references, PC +5V, gate bias of phases 1-2, ctrlC2000 circuit (SNVSC40E table 9-1, 400 kHz / 5 V / 2 A): 15 uH, 3 x 22 uF, RT 64.9k, FB 100k / 24.9k 0.1 % -> 4.93-5.10 V. Load in design_check (<= 80 % of 2 A).

24 V -> +5V_GD (LMR38020, 400 KHZ, 2 A)




gate bias of legs b and c, +3V3 (TP562130), ctrlC2000 circuit (SNVSC40E table 9-1, 400 kHz / 5 V / 2 A): 15 uH, 3 x 22 uF, RT 64.9k, FB 100k / 24.9k 0.1 % -> 4.93-5.10 V. Load in design_check (<= 80 % of 2 A).

+5V_GD SUPERVISOR ON RDY




TPS3710 107k/10k as on +5V: RDY low while the bias rail of phases 3 is below 4.52-4.69 V.

+5V_GD -> +3V3 (TPS62130, 2.5 MHZ) WITH A CONTROLLED RAMP



EN = PG_5VG, FB 31.6k / 10k 0.1 % -> 3.240-3.433 V (>= 3.20 V for the control board's reference), SS/TR 470p COG; ramp-up 12-16 mV/us (F28003x VDDIO 8-100 mV/us), Ports' logic, RDY / MOV_OK pull-ups, PC +3V3 (control <= 157 mA).

+3V3 DISCHARGE (RAMP-DOWN WHEN THE RAILS FAIL)



PG_5VG low (+5V_GD < 90-94 %, i.e. the live 24 V is gone) disables the TPS62130 and lets the 100k from +24V (10 V Zener) turn on PMV30ENEA + 1.2R: +3V3 falls at >= 20 mV/us through the BOR region (F28003x SRVDDIO-DN).

SELV 24 V TO THE CONTROL BOARD (J2)



AUX-T1 reinforced winding SELV_24V / SELV_0V, cross-regulated 21.4-30.1 V (aux75_spec); full fan speed needs 24.5 V. Full fan speed is only guaranteed while the converter is switching. Fan buck (12-36 V in) + SELV logic on the control board; >= 10 mm from live copper; nothing else of the SELV domain is on this board.

Not bench-validated. Values read from sim/out/pcs_design/pcs_spec.json; checks: design_check()
Sheet 27
Schematics authored by Chinmoy Bhuyan
Live board referenced to DC-; gate islands functional; HV-PE basic

Sheet: /26 Live 5 V / 3.3 V, SELV connector/
File: 26_supplies.kicad_sch

Title: PCS-P125 power 4W - Live 5 V / 3.3 V, SELV connector

Size: A3 Date: 2026-10-06 Rev: A0
KiCad E.D.A. 10.0.6 Id: 27/32

TAP B_T+




2 per tap AHEAD of the fuse (AC10 pulse-rated, 20 R = the smallest E24 value inside AX-01 / 02: hot-plug I2t 18.1 % of the fuse melting I2t (rule 20 %), film surge 1218 V); 4.64 W each at the highest input current (0.48 A, 250 V)
Fuse: (30 W case, unchanged) per-port fuse 1000 VDC gPV behind 44R: fault current ≤ 25 A (breaking 20 kA not needed), hot-plug I2t 0.091 A2s = 16 % of melting

TAP DC+



2 per tap AHEAD of the fuse (AC10 pulse-rated, 20 R = the smallest E24 value inside AX-01 / 02: hot-plug I2t 18.1 % of the fuse melting I2t (rule 20 %), film surge 1218 V); 4.64 W each at the highest input current (0.48 A, 250 V)
Fuse: (30 W case, unchanged) per-port fuse 1000 VDC gPV behind 44R: fault current ≤ 25 A (breaking 20 kA not needed), hot-plug I2t 0.091 A2s = 16 % of melting

SURGE ABSORBER / INPUT FILTER



Film: (30 W case, unchanged) 2 x film = RC surge absorber with 44R: 4 kV / 20 us residual → 1199 V (UR 1300 V); filter corner 546 Hz.


Not bench-validated. Values read from sim/out/pcs_design/pcs_spec.json; checks: design_check()
Sheet 28
Schematics authored by Chinmoy Bhuyan
Live board referenced to DC-; gate islands functional; HV-PE basic

Sheet: /27 AUX75 input taps, OR, film/
File: 27_aux75_input.kicad_sch

Title: PCS-P125 power 4W – AUX75 input taps, OR, film


Size: A3	Date: 2026-10-06	Rev: A0
KiCad E.D.A. 10.0.6		Id: 28/32

COMPENSATED TAP STRING




string tap, brown-in 206–215 V, brown-out 179–192 V
brown-in hysteresis (same solve); OV lockout 1107–1162 V

DEPLETION CASCODE CURRENT SOURCE




VREF high -> start-up off (as AUX-HV).

LINE BROWN-IN



LINE_OK low -> BAT54 holds COMP below the 1.15 V offset.

INPUT OV LOCKOUT AND OVERLOAD TIMER



Ch 1: OV lockout -> COMP low. Ch 2: timer divider: trips above 113 / 175 / 278 W (no trip at the 112.2 W 1 s peak); timer 39–100 ms -> latch -> SS crowbar -> hiccup.


Not bench-validated. Values read from sim/out/pcs_design/pcs_spec.json; checks: design_check()
Sheet 29
Schematics authored by Chinmoy Bhuyan
Live board referenced to DC-; gate islands functional; HV-PE basic

Sheet: /28 AUX75 start-up, brown-in, OV, timer/
File: 28_aux75_startup.kicad_sch

Title: PCS-P125 power 4W – AUX75 start-up, brown-in, OV, timer


Size: A3	Date: 2026-10-06	Rev: A0
KiCad E.D.A. 10.0.6		Id: 29/32

PWM CONTROLLER AND ERROR AMPLIFIER




live 24 V into FB: 23.62 / 24.15 / 24.68 V (VFB 2.45–2.55 V, 0.1 %)
type II: mid-band gain 4.0; crossover 259–727 Hz, phase margin ≥ 60 deg type II zero 139 Hz type II pole 3811 Hz

VDD FOLLOWER FROM THE LIVE 24 V




(30 W case, unchanged) follower Zener bias: VDD = gate drive 15.46–18.11 V (BZX84–A18, –40..85 C)

FREQUENCY FOLDBACK ON THE LIVE WINDING PLATEAU (AX-03)




(30 W case, unchanged) foldback: switched onto RT/CT below 7.7–10.1 V output → fsw 5.9 kHz (5.3–6.8)

SIC SWITCH, CURRENT SENSE, LINE FEED-FORWARD, CLAMP



3 In parallel = 0.288667R (E96): lowest limit 3.04 A delivers 112.8 W (>= the 112.2 W 1 s peak) at every input; highest 4.07 A with the line feed-forward (4.46 A without) line feed-forward HV_BULK -> CS (CRH2512): CS offset 101 mV at 1000 V cancels most of the 155-250 nS current overshoot, so the highest current limit no longer rises with the input Clamp: BYG10Y + 6 x SMCJ33A_V_DS 1318 / 1422 V at 1000 / 1100 V.

AUX-T1 (CUSTOM – THE MODULE’S REINFORCED SUPPLY BARRIER B1)



Lp 0.485 mH +/-7 %; shield and live winding on DC-; SELV winding reinforced (PD <= 10 pC routine test).
Electrical requirement: aux75_spec.json transformer_requirement.


Not bench-validated. Values read from sim/out/pcs_design/pcs_spec.json; checks: design_check()
Sheet 30
Schematics authored by Chinmoy Bhuyan
Live board referenced to DC-; gate islands functional; HV-PE basic

Sheet: /29 AUX75 PWM, SiC, clamp, AUX-T1/
File: 29_aux75_power.kicad_sch

Title: PCS-P125 power 4W – AUX75 PWM, SiC, clamp, AUX-T1

Size: A3	Date: 2026-10-06	Rev: A0
KiCad E.D.A. 10.0.6		Id: 30/32


LIVE 24 V RECTIFIER, HOLD-UP



AUX_LIVE_A **R3001** AUX_SN_L
150R


D2PAK tab = cathode on the output. Snubber 150R + 68p.

SELV 24 V RECTIFIER (REINFORCED SIDE)



Cross-regulated from the live winding.

STATUS AND OUTPUT OV STOP (TPS3700 ON A 3.3 V ZENER RAIL)



TPS3700 window on the live 24 V: UV falls 21.02–21.81 V (status), OV rises 26.13–26.76 V (SS pulled low)

Not bench-validated. Values read from `sim/out/pcs_design/pcs_spec.json`; checks: `design_check()`
 Sheet 31
 Schematics authored by Chinmoy Bhuyan
 Live board referenced to DC-; gate islands functional; HV-PE basic

Sheet: /30 AUX75 live 24 V, SELV 24 V, status/
File: 30_aux75_outputs.kicad_sch

Title: PCS-P125 power 4W – AUX75 live 24 V, SELV 24 V, status

Size: A3


Date: 2026-10-06

Rev: A0

KiCad E.D.A. 10.0.6

id: 31/32

GRID TAP (LIVE DOMAIN: THE LOWER DIODES TIE DC- TO THE GRID PHASES; BASIC OVC III TO PE AS THE AC SIDE)




Per phase from K20_x (grid side of K1 / K2, works with the contactors open; behind the CM choke and the AC SPD):
AC10 20 ohm (inrush, surge and fault limit ahead of the fuse) -> ABB-A 1.60 (1.6 A, 500 V AC, 200 A interrupting) -> bridge.

OR INTO THE AUX INPUT (75 W BLOCK'S AUX_HV_BULK)




The tap's + rail feeds the aux through its own BYG10Y; the aux runs from the grid with the DC side dead (565-650 V rectified at 400-460 V AC, inside its 250 V..1000 V full-power range).

AC PRECHARGE: G7L-2A-X (DC, POLES IN SERIES, NORMAL POLARITY) + 220 OHM RPRE_AL FROM ACT_P TO DC+



Charges the DC link to the line-to-line peak through the tap with the main contactors open (pcs_spec ac_start);
firmware interlocks: K_ACPRE only with K_B, K_PRE, K_A, K_AC2 open; abort / retry / welded-relay rules.

COIL DRIVER (PORT._LEAN_DRV) FROM K_ACPRE



K_ACPRE = PCS_PC PWM16, gated by the trip latch on the control board; logic lost = coil off.

Not bench-validated. Values read from sim/out/pcs_design/pcs_spec.json; checks: design_check()
Sheet 32
Schematics authored by Chinmoy Bhuyan
Live board referenced to DC-; gate islands functional; HV-PE basic

Sheet: /31 AC start-up: grid tap, AC precharge/
File: 31_acstart.kicad_sch

Title: PCS-P125 power 4W – AC start-up: grid tap, AC precharge

Size: A3	Date: 2026-10-06	Rev: A0
KiCad E.D.A. 10.0.6		Id: 32/32