


[illegible]


File: sheets (20 rows) - outputs: bind, ext

PC CONNECTOR (INTERFACES.PC), LIVE




Both boards live: GND = AGND = BUS-, +3V3 goes TO the control board (rev A2: the former +24V / +5V pins c the sensor references IL1R-IL4R). Commands are 3.3 V logic after the control board's trip latch; every command input is pulled low here (open = off).
PV-P75: PWM13-16, NTC4 and NTC8 not connected; IL4 and IL4R pulled to AGND (0 V = no phase 4).

COMMAND INPUTS: PULL-DOWNS AND 3.3 -> 5 V BUFFERS (GDRV.INPUT_BUFFERS)




NSI6651 inputs are specified at VCC1 = 5 V only (VINH <= 3.5 V, p7) and the SN6505B EN needs 0.7 VCC: one SN74AHC1G08 (VIH 2.0 V) per line. Each PWM is ANDed with EN here as well, so a low EN removes every command within 8 ns, ahead of the drivers' RST/EN filter (0.48–0.8 us).

RDY (WIRED-AND) AND FLT_N (WIRED-OR)




RDY: every NSI6651 RDY (VCC1 and VCC2 UVLO), the +5V and +5V_GD supervisors and the aux status (live 24 V UV), pulled up here to +3V3 (4.99k). FLT_IN: every NSI6651 /FLT + port OC: pull-up on the control board. +5V supervisor IPE33710 107k (10k: RDY low below 4.52-4.69 V (AHCT VCC >= 4.5 V bias headroom).

PORT STATUS TO PC: HOLD, MOV_OK, PORT OVER-CURRENT INTO FLT_N




HOLD = A_HOLD OR B_HOLD (|I_port| >= 0.97–1.03 kA, contactor held). MOV_OK high only while BOTH varistor monitor loops conduct (each reads 'open' below -200 V on its port). Port OC (|I| >= 387–413 A, lean_shunt; pulls FLT_N low (open drain): the control board's latch trips without firmware (aR=fuse gap, port_spec). K_A / K_B / K_PRE pulled low: open = coil off (the hardware interlocks follow on the port sheets).

GROUND STAR POINTS




AGND meets GND at one point; GND meets BUS- at one point next to the port shunts (controller ground = BUS-). Layout: gate-drive primaries decoupled to GND locally.

PHASE 1 LEG A: S1 (TOP) / S2 (BOTTOM), 2 X SG2M040170HJ EACH




Kevin source (pin 3) of each device to its own driver COM star (gate-drive sheet). Each tab on its own
AIN ceramic (aluminum nitride) pad to the EARTHED heatsink (basic HV-PE, B2). LAYOUT (IC-22): milled slot between drain pin 1 and
pins 2-4 equal drain / source busbar paths for the two devices of a switch.

PHASE 1 LEG A DECOUPLING + RC DAMPER




3 x FCSA3D5225 at the S1/S2 pins: commutation loop <= 20 nH, bank <= 15 nH from the leg (LAYOUT, leg deck).
Damper (PVR-02): 2 x (3 x 15R CRCW2512-HP) + 2 x 4.7n 2 kV COG in series, loop at the pins <= 3 nH.

PHASE 1 LEG B: S3 (TOP) / S4 (BOTTOM), 2 X SG2M040170HJ EACH




Kevin source (pin 3) of each device to its own driver COM star (gate-drive sheet). Each tab on its own
AIN ceramic (aluminum nitride) pad to the EARTHED heatsink (basic HV-PE, B2). LAYOUT (IC-22): milled slot between drain pin 1 and
pins 2-4 equal drain / source busbar paths for the two devices of a switch.

PHASE 1 LEG B DECOUPLING + RC DAMPER




3 x FCSA3D5225 at the S3/S4 pins: commutation loop <= 20 nH, bank <= 15 nH from the leg (LAYOUT, leg deck).
Damper (PVR-02): 2 x (3 x 15R CRCW2512-HP) + 2 x 4.7n 2 kV COG in series, loop at the pins <= 3 nH.

PHASE 1 SHARE OF THE PORT BANKS




2 x FCSA3D5456 (45 uF) on A.BUS+ and 2 on B.BUS+, at this phase's legs; the banks of all phases form the
port A / port B DC links (6 / 7 x 45 uF). Bleeders: one string per port on the port sheets.

PHASE 1 INDUCTOR (CHASSIS, CUSTOM) AND CURRENT SENSOR




Lead A from SW_A1 passes the STK-HQ/A 75 U-primary (pins 6-9 in, 10-13 out + = SW_A -> SW_B) to stud
LA1; lead B on stud SW_B1. IL1 = 2.5 V + 10.667 mV/A (Vref 2.48-2.52 V). 0.5-4.5 V over +/-187.5 A;
100R +/- 1 mF at the source. IL1R = the sensor's own Uref (pin 4). 100R +/- 1 mF PV-CTL references its trip
window to it. Primary at the switch node: functional barrier (4 kV rms, 8 kV impulse).

PHASE 1 NTC INPUTS (NTC TO AGND, BIASED ON THE CONTROL BOARD)




NTC1 = heatsink section of phase 1: lug probe on the EARTHED heatsink, >= 2.5 kV rms lead-to-lug (8-10).
NTC5 = inductor winding NTC (functional to the winding). 100 mF at the header against switch-node noise.

PH1: GATE BIAS (PER PHASE)




SN6505B push-pull 420 kHz from +5V. BIAS_EN high = on; T_BIAS4 custom, functional insulation
(PD-free >= 1.75 kVpk, <= 5 pF per secondary). Per channel: bridge, PNP regulator VDD-VEE, ATL431 COM split.

P1S1: LOGIC SIDE




IN+ = own PWM; IN- = complementary switch, falling edge stretched 4.02k/100p (Interlock + min dead time = max(firmware, hardware)); Bias PG (active low) pulls RDY low.

P1S1: DRIVER AND 2 GATES




Per device: Ron/Roff, 0.5R Kelvin R to the COM star, 10k and Zeners (about +21 V / -5.7 V) on its own Kelvin net. Miller hold: N-MOSFET clamp (PMV30E9EA) gate-pin to a local VEE (1u on the Kelvin pin). LAYOUT: FET + 1u at the device, loop <= 1 nH.

P1S1: MILLER CLAMP CONTROL




MMBT3906 inverter (E COM, base BAT54+2.2k on CLAMP) drives CG to COM once the lowest gate is below -1.2 V; MMBT3904 release (from OUTH via 5.6 V Zener) holds CG at VEE while OUTH drives.

P1S1: SHORT-CIRCUIT BOOSTER




DESAT > 10.3-10.9 V (above the 10.0 V maximum trip of the -Q1 grade) -> MMBT3904 -> MMBT3906 charges BG to VEE + 10 V; per device AO3400A + 22R pull the gate to VEE; BG holds -3 us (Lk + FET gates).

P1S1: DESAT




DESAT pin (internal 500 uA blanking source, trip 8.5-10.0 V) -> Rk - 3 x US1M - drain; BAT54S keeps DX between COM and VDD against dv/dt through the string; Cbik footprint DNP.

P1S2: LOGIC SIDE




IN+ = own PWM; IN- = complementary switch, falling edge stretched 4.02k/100p (Interlock + min dead time = max(firmware, hardware)); Bias PG (active low) pulls RDY low.

P1S2: DRIVER AND 2 GATES




Per device: Ron/Roff, 0.5R Kelvin R to the COM star, 10k and Zeners (about +21 V / -5.7 V) on its own Kelvin net. Miller hold: N-MOSFET clamp (PMV30E9EA) gate-pin to a local VEE (1u on the Kelvin pin). LAYOUT: FET + 1u at the device, loop <= 1 nH.

P1S2: MILLER CLAMP CONTROL




MMBT3906 inverter (E COM, base BAT54+2.2k on CLAMP) drives CG to COM once the lowest gate is below -1.2 V; MMBT3904 release (from OUTH via 5.6 V Zener) holds CG at VEE while OUTH drives.

P1S2: SHORT-CIRCUIT BOOSTER



DESAT > 10.3-10.9 V (above the 10.0 V maximum trip of the -Q1 grade) -> MMBT3904 -> MMBT3906 charges BG to VEE + 10 V; per device AO3400A + 22R pull the gate to VEE; BG holds -3 us (Lk + FET gates).

P1S2: DESAT



DESAT pin (internal 500 uA blanking source, trip 8.5-10.0 V) -> Rk - 3 x US1M - drain; BAT54S keeps DX between COM and VDD against dv/dt through the string; Cbik footprint DNP.

LEG A: LAYOUT RULES

Gate and Kelvin of each device as coupled pairs of equal length (+/- 10 %) from the COM star; Ron, Roff, Kelvin R, 10k, Zeners at each device; Clamp FET + C_{VL} at its device's gate-Kelvin pins, loop <= 1 nH; DESAT string l = 2.5 mm pad gap per diode; board coated to PDI (IC-22); Miller hold (high-side, gnd); die +1.41 V vs VGS(on) min 1.94 V at 1/5; C - BENCH TEST; Driver input side and bias primary decoupled to GND locally (CM current).

Not bench-validated. Values read from sim/out/*.json; checks: design_check()
Sheet 4

Schematics authored by Chinmoy Bhuyan

Live board referenced to BUS-; gate islands functional; SELV winding reinforced; HV-PE basic

Sheet: /03 Phase 1 leg A gate drive (S1, S2)/

File: 03_ph1_gda.kicad_sch

Title: PV-PWR power board - Phase 1 leg A gate drive (S1, S2)


Size: A2 Date: 2026-10-05

Rev: A2

KiCad E.D.A. 10.0.6


Id: 4/23

P1S3: LOGIC SIDE




IN+ = own PWM; IN- = complementary switch, falling edge stretched 4.02k/100p (Interlock + min dead time = max(firmware, hardware)); Bias PG (active low) pulls RDY low.

P1S3: DRIVER AND 2 GATES




Per device: Ron/Roff, 0.5R Kelvin R to the COM star, 10k and Zeners (about +21 V / -5.7 V) on its own Kelvin net. Miller hold: N-MOSFET clamp (PMV30EEN) gate-pin to a local VEE (1u on the Kelvin pin). LAYOUT: FET + 1u at the device, loop <= 1 nH.

P1S3: MILLER CLAMP CONTROL




MMBT3906 inverter (E COM, base BAT54+2.2k on CLAMP) drives CG to COM once the lowest gate is below --1.2 V; MMBT3904 release (from OUTH via 5.6 V Zener) holds CG at VEE while OUTH drives.

P1S3: SHORT-CIRCUIT BOOSTER




DESAT > 10.3-10.9 V (above the 10.0 V maximum trip of the -Q1 grade) -> MMBT3904 -> MMBT3906 charges BG to VEE + 10 V; per device AO3400A + 22R pull the gate to VEE; BG holds ~3 us (Lk + FET gates).

P1S3: DESAT




DESAT pin (internal 500 uA blanking source, trip 8.5-10.0 V) - Rk - 3 x US1M - drain. BAT54S keeps DX between COM and VDD against dv/dt through the string; Cblk footprint DNP.

P1S4: LOGIC SIDE




IN+ = own PWM; IN- = complementary switch, falling edge stretched 4.02k/100p (Interlock + min dead time = max(firmware, hardware)); Bias PG (active low) pulls RDY low.

P1S4: DRIVER AND 2 GATES




Per device: Ron/Roff, 0.5R Kelvin R to the COM star, 10k and Zeners (about +21 V / -5.7 V) on its own Kelvin net. Miller hold: N-MOSFET clamp (PMV30EEN) gate-pin to a local VEE (1u on the Kelvin pin). LAYOUT: FET + 1u at the device, loop <= 1 nH.

P1S4: MILLER CLAMP CONTROL




MMBT3906 inverter (E COM, base BAT54+2.2k on CLAMP) drives CG to COM once the lowest gate is below --1.2 V; MMBT3904 release (from OUTH via 5.6 V Zener) holds CG at VEE while OUTH drives.

P1S4: SHORT-CIRCUIT BOOSTER



DESAT > 10.3-10.9 V (above the 10.0 V maximum trip of the -Q1 grade) -> MMBT3904 -> MMBT3906 charges BG to VEE + 10 V; per device AO3400A + 22R pull the gate to VEE; BG holds ~3 us (Lk + FET gates).

P1S4: DESAT




DESAT pin (internal 500 uA blanking source, trip 8.5-10.0 V) - Rk - 3 x US1M - drain. BAT54S keeps DX between COM and VDD against dv/dt through the string; Cblk footprint DNP.

LEG B: LAYOUT RULES


Gate and Kelvin of each device as coupled pairs of equal length (+/- 10 %) from the COM star; Ron, Roff, Kelvin R, 10k, Zeners at each device. Clamp FET + C_VL at its device's gate-Kelvin pins, loop <= 1 nH. DESAT string l = 2.5 mm pad gap per diode; board coated to PDI (IC-22). Miller hold (nspice, gdrv); die +1.41 V vs VGS(on) min 1.94 V at 1/5 - BENCH TEST. Driver input side and bias primary decoupled to GND locally (CM current).

PHASE 2 LEG A: S1 (TOP) / S2 (BOTTOM), 2 X SG2M040170HJ EACH




Kevin source (pin 3) of each device to its own driver COM star (gate-drive sheet). Each tab on its own
AIN ceramic (aluminum nitride) pad to the EARTHED heatsink (basic HV-PE, B2). LAYOUT (IC-22): milled slot between drain pin 1 and
pins 2-4; equal drain / source busbar paths for the two devices of a switch.

PHASE 2 LEG A DECOUPLING + RC DAMPER




3 x FCSA3DS225 at the S1/S2 pins: commutation loop <= 20 nH, bank <= 15 nH from the leg (LAYOUT, leg deck).
Damper (PVR-02): 2 x (3 x 15R CRCW2512-HP) + 2 x 4.7n 2 kV COG in series, loop at the pins <= 3 nH.

PHASE 2 LEG B: S3 (TOP) / S4 (BOTTOM), 2 X SG2M040170HJ EACH




Kevin source (pin 3) of each device to its own driver COM star (gate-drive sheet). Each tab on its own
AIN ceramic (aluminum nitride) pad to the EARTHED heatsink (basic HV-PE, B2). LAYOUT (IC-22): milled slot between drain pin 1 and
pins 2-4; equal drain / source busbar paths for the two devices of a switch.

PHASE 2 LEG B DECOUPLING + RC DAMPER




3 x FCSA3DS225 at the S3/S4 pins: commutation loop <= 20 nH, bank <= 15 nH from the leg (LAYOUT, leg deck).
Damper (PVR-02): 2 x (3 x 15R CRCW2512-HP) + 2 x 4.7n 2 kV COG in series, loop at the pins <= 3 nH.

PHASE 2 SHARE OF THE PORT BANKS




2 x FCSA3DS456 (45 uF) on A.BUS+ and 3 on B.BUS+, at this phase's legs: the banks of all phases form the
port A / port B DC links (6 / 7 x 45 uF);
the third on B.BUS+ is the battery side's seventh (D-056: full-power load rejection). Bleeders: one string per port on the port sheets.

PHASE 2 INDUCTOR (CHASSIS, CUSTOM) AND CURRENT SENSOR




Lead A from SW_A2 passes the STK-HO/A 75 U-primary (pins 6-9 in, 10-13 out: + = SW_A -> SW_B) to stud
LA2; lead B on stud SW_B2 (IL2 = 2.5 V + 10.667 mV/A (Vref 2.48-2.52 V), 0.5-4.5 V over +/-187.5 A;
100R = 1 nF at the source, IL2R = the sensor's own Uref (pin 4), 100R = 1 nF; PV-CTL: references its trip
window to it. Primary at the switch node; functional barrier (4 kV rms, 8 kV impulse).

PHASE 2 NTC INPUTS (NTC TO AGND, BIASED ON THE CONTROL BOARD)




NTC2 = heatsink section of phase 2: lug probe on the EARTHED heatsink, >= 2.5 kV rms lead-to-lug (R-10).
NTC6 = inductor winding NTC (functional to the winding), 100 nF at the header against switch-node noise.

PH2: GATE BIAS (PER PHASE)




SN6505B push-pull 420 kHz from +5V, BIAS_EN high = on; T_BIAS4 custom, functional insulation
(PD-free >= 1.75 kVpk, <= 5 pF per secondary). Per channel: bridge, PNP regulator VDD-VEE, ATL431, COM split.

P2S1: LOGIC SIDE




IN+ = own PWM; IN- = complementary switch, falling edge stretched 4.02k/100p (interlock + min dead time = max(firmware, hardware)). Bias PG (active low) pulls RDY low.

P2S1: DRIVER AND 2 GATES




Per device: Ron/Roff, 0.5R Kelvin R to the COM star, 10k and Zeners (about +21 V / -5.7 V) on its own Kelvin net.
Miller hold: N-MOSFET clamp (PMV30ENEA) gate-pin to a local VEE (1u on the Kelvin pin). LAYOUT: FET + 1u at the device, loop <= 1 nH.

P2S1: MILLER CLAMP CONTROL




MMBT3906 inverter (E COM, base BAT54+2.2k on CLAMP) drives CG to COM once the lowest gate is below -1.2 V.
MMBT3904 release (from OUTH via 5.6 V Zener) holds CG at VEE while OUTH drives.

P2S1: SHORT-CIRCUIT BOOSTER




DESAT > 10.3-10.9 V (above the 10.0 V maximum trip of the -Q1 grade) -> MMBT3904 -> MMBT3906 charges BG to VEE + 10 V per device AQ3400A + 22R pull the gate to VEE. BG holds -3 us (1k + FET gates).

P2S1: DESAT




DESAT pin (internal 500 uA blanking source, trip 8.5–10.0 V) – Rs – 3 x 501M – drain.
BAT54S keeps DX between COM and VDD against dv/dt through the string; Cblk footprint DNP.

P2S2: LOGIC SIDE




IN+ = own PWM; IN- = complementary switch, falling edge stretched 4.02k/100p (interlock + min dead time = max(firmware, hardware)). Bias PG (active low) pulls RDY low.

P2S2: DRIVER AND 2 GATES




Per device: Ron/Roff, 0.5R Kelvin R to the COM star, 10k and Zeners (about +21 V / -5.7 V) on its own Kelvin net.
Miller hold: N-MOSFET clamp (PMV30ENEA) gate-pin to a local VEE (1u on the Kelvin pin). LAYOUT: FET + 1u at the device, loop <= 1 nH

P2S2: MILLER CLAMP CONTROL




MMBT3906 inverter (E COM, base BAT54+2.2k on CLAMP) drives CG to COM once the lowest gate is below -1.2 V; MMBT3904 release (from OUTH via 5.6 V Zener) holds CG at VEE while OUTH drives.

P2S2: SHORT-CIRCUIT BOOSTER



DESAT > 10.3-10.9 V (above the 10.0 V maximum trip of the -Q1 grade) -> MMBT3904 -> MMBT3906 charges BG to VEE + 10 V; per device AO3400A + 22R pull the gate to VEE; BG holds ~3 us (1k + FET gates).

P2S2: DESAT



DESAT pin (internal 500 uA blanking source, trip 8.5–10.0 V) – Rs – 3 x US1M – drain.
BAT54S keeps DX between COM and VDD against dv/dt through the string; Cblk footprint DNP.

LEG A: LAYOUT RULES

Gate and Kelvin of each device as coupled pairs of equal length (+/- 10 %) from the COM star; Ron, Roff, Kelvin R, 10k, Zeners at each device. Clamp FET + C_{VL} at its device's gate-Kelvin pins, loop <= 1 nH. DESAT string >= 2.5 mm pad gap per diode; board coated to PD1 (IC-22). Miller hold (ngspice, gdrv): die +1.41 V vs VGS(th) min 1.94 V at 175 °C - BENCH TEST. Driver input side and bias primary decoupled to GND locally (CM current).

Not bench-validated. Values read from sim/out/*.json; checks: design_check()
Sheet 7
Schematics authored by Chinmoy Bhuyan


Sheet: /06 Phase 2 leg A gate drive (S1, S2)
File: 06_ph2_gda.kicad_sch

Title: PV-PWR power board – Phase 2 leg A gate drive (S1, S2)

Size: A2	Date: 2026-10-05
----------	------------------


Rev: A2

P2S3: LOGIC SIDE




IN+ = own PWM; IN- = complementary switch, falling edge stretched 4.02k/100p
(Interlock + min dead time = max(firmware, hardware)); Bias PG (active low) pulls RDY low.

P2S3: DRIVER AND 2 GATES




PHASE 3 LEG A: S1 (TOP) / S2 (BOTTOM), 2 X SG2M040170HJ EACH




Kelvin source (pin 3) of each device to its own driver COM star (gate-drive sheet). Each tab on its own
AIN ceramic (aluminum nitride) pad to the EARTHED heatsink (basic HV-PE, B2). LAYOUT (IC-22): milled slot between drain pin 1 and
pins 2-4 equal drain / source busbar paths for the two devices of a switch.

PHASE 3 LEG A DECOUPLING + RC DAMPER




3 x FCSA3D5225 at the S1/S2 pins: commutation loop <= 20 nH, bank <= 15 nH from the leg (LAYOUT, leg deck).
Damper (PVR-02): 2 x (3 x 15R CRCW2512-HP) + 2 x 4.7n 2 kV COG in series, loop at the pins <= 3 nH.

PHASE 3 LEG B: S3 (TOP) / S4 (BOTTOM), 2 X SG2M040170HJ EACH




Kelvin source (pin 3) of each device to its own driver COM star (gate-drive sheet). Each tab on its own
AIN ceramic (aluminum nitride) pad to the EARTHED heatsink (basic HV-PE, B2). LAYOUT (IC-22): milled slot between drain pin 1 and
pins 2-4 equal drain / source busbar paths for the two devices of a switch.

PHASE 3 LEG B DECOUPLING + RC DAMPER




3 x FCSA3D5225 at the S3/S4 pins: commutation loop <= 20 nH, bank <= 15 nH from the leg (LAYOUT, leg deck).
Damper (PVR-02): 2 x (3 x 15R CRCW2512-HP) + 2 x 4.7n 2 kV COG in series, loop at the pins <= 3 nH.

PHASE 3 SHARE OF THE PORT BANKS




2 x FCSA3D5456 (45 uF) on A.BUS+ and 2 on B.BUS+, at this phase's legs; the banks of all phases form the
port A / port B DC links (6 / 7 x 45 uF). Bleeders: one string per port on the port sheets.

PHASE 3 INDUCTOR (CHASSIS, CUSTOM) AND CURRENT SENSOR




Lead A from SW_A3 passes the STK-HQ/A 75 U-primary (pins 6-9 in, 10-13 out) + = SW_A -> SW_B to stud
LA3: lead B on stud SW_B3. IL3 = 2.5 V + 10.667 mV/A (Vref 2.48-2.52 V). 0.5-4.5 V over +/-187.5 A;
100R +/- 1 mV at the source. IL3R = the sensor's own Uref (pin 4). 100R +/- 1 mV: PV-CTL references its trip
window to it. Primary at the switch node: functional barrier (4 kV rms, 8 kV impulse).

PHASE 3 NTC INPUTS (NTC TO AGND, BIASED ON THE CONTROL BOARD)




NTC3 = heatsink section of phase 3: lug probe on the EARTHED heatsink, >= 2.5 kV rms lead-to-lug (8-10).
NTC7 = inductor winding NTC (functional to the winding). 100 mV at the header against switch-node noise.

PH3: GATE BIAS (PER PHASE)




SN6505B push-pull 420 kHz from +5V_GD, BIAS_EN high = on; T.BIAS4 custom, functional insulation
(PD-free >= 1.75 kVpk, <= 5 pF per secondary). Per channel: bridge, PNP regulator VDD-VEE, ATL431 COM split.

P3S1: LOGIC SIDE




IN+ = own PWM; IN- = complementary switch, falling edge stretched 4.02k/100p
(Interlock + min dead time = max(firmware, hardware)); Bias PG (active low) pulls RDY low.

P3S1: DRIVER AND 2 GATES




Per device: Ron/Roff, 0.5R Kelvin R to the COM star, 10k and Zeners (about +21 V / -5.7 V) on its own Kelvin net.
Miller hold: N-MOSFET clamp (PMV30ENEA) gate-pin to a local VEE (1u on the Kelvin pin). LAYOUT: FET + 1u at the device, loop <= 1 nH.

P3S1: MILLER CLAMP CONTROL




MMBT3906 inverter (E COM, base BAT54+2.2k on CLAMP) drives CG to COM once the lowest gate is below --1.2 V;
MMBT3904 release (from OUTH via 5.6 V Zener) holds CG at VEE while OUTH drives.

P3S1: SHORT-CIRCUIT BOOSTER




DESAT > 10.3-10.9 V (above the 10.0 V maximum trip of the -Q1 grade) -> MMBT3904 -> MMBT3906 charges BG to VEE + 10 V;
per device AQ3400A + 22R pull the gate to VEE; BG holds ~3 us (Lk + FET gates).

P3S1: DESAT




P3S3: LOGIC SIDE




IN+ = own PWM; IN- = complementary switch, falling edge stretched 4.02k/100p (interlock + min dead time = max(firmware, hardware)). Bias PG (active low) pulls RDY low.

P3S3: DRIVER AND 2 GATES




Per device: Ron/Roff, 0.5R Kelvin R to the COM star, 10k and Zeners (about +21 V / -5.7 V) on its own Kelvin net.
Miller hold: N-MOSFET clamp (PMV30ENE) gate-pin to a local VEE (1u on the Kelvin pin). LAYOUT: FET + 1u at the device, loop <= 1 nH.

P3S3: MILLER CLAMP CONTROL




MMBT3906 inverter (E COM, base BAT54+2.2k on CLAMP) drives CG to COM once the lowest gate is below ~ -1.2 V;
MMBT3904 release (from OUTH via 5.6 V Zener) holds CG at VEE while OUTH drives.

P3S3: SHORT-CIRCUIT BOOSTER




DESAT > 10.3-10.9 V (above the 10.0 V maximum trip of the -Q1 grade) -> MMBT3904 -> MMBT3906 charges BG to VEE + 10 V; per device AO3400A + 22R pull the gate to VEE; BG holds ~3 us (1k + FET gates).

P3S3: DESAT




DESAT pin (internal 500 uA blanking source, trip 8.5–10.0 V) – Rs – 3 x US1M – drain.
BAT54S keeps DX between COM and VDD against dv/dt through the string; Cblk footprint DNP.

P3S4: LOGIC SIDE




IN+ = own PWM; IN- = complementary switch, falling edge stretched 4.02k/100p
(interlock + min dead time = max(firmware, hardware)). Bias PG (active low) pulls RDY low.

P3S4: DRIVER AND 2 GATES




Per device: Ron/Roff, 0.5R Kelvin R to the COM star, 10k and Zeners (about +21 V / -5.7 V) on its own Kelvin net.
Miller hold: N-MOSFET clamp (PMV30ENEA) gate-pin to a local VEE (1u on the Kelvin pin). LAYOUT: FET + 1u at the device, loop <= 1 nH.

P3S4: MILLER CLAMP CONTROL




MMBT3906 inverter (E COM, base BAT54+2.2k on CLAMP) drives CG to COM once the lowest gate is below -1.2 V; MMBT3904 release (from OUTH via 5.6 V Zener) holds CG at VEE while OUTH drives.

P3S4: SHORT-CIRCUIT BOOSTER



DESAT > 10.3-10.9 V (above the 10.0 V maximum trip of the -Q1 grade) -> MMBT3904 -> MMBT3906 charges BG to VEE + 10 V; per device AO3400A + 22R pull the gate to VEE; BG holds -3 us (1k + FET gates).

P3S4: DESAT



DESAT pin (internal 500 uA blanking source, trip 8.5–10.0 V) – Rs – 3 x US1M – drain.
BAT54S keeps DX between COM and VDD against dv/dt through the string; Cblk footprint DNP.

LEG B: LAYOUT RULES

Gate and Kelvin of each device as coupled pairs of equal length (+/-10 %) from the COM star: Ron, Roff, Kelvin R, 10k, Zeners at each device. Clamp FET + C_{VL} at its device's gate-Kelvin pins, loop <= 1 nH. DESAT string >= 2.5 mm pad gap per diode; board coated to PD1 (IC-22). Miller hold (ngspice, gdrv): die +1.41 V vs VGS(th) min 1.94 V at 175 C - BENCH TEST. Driver input side and bias primary decoupled to GND locally (CM current).

Not bench-validated. Values read from sim/out/*.json; checks: design_check()
Sheet 14

Schematics authored by Chinmoy Bhuyan

Live board referenced to BUS-; gate islands functional; SELV winding reinforced; HV-PE basic

Sheet: /10 Phase 3 leg B gate drive (S3, S4)/

File: 10_ph3_gdb.kicad_sch

Title: PV-PWR power board – Phase 3 leg B gate drive (S3, S4)

Size: A2	Date: 2026-10-05
----------	------------------

Rev: A2

KiCad E.D.A. 10.0.6

Id: 11/23

PORT A (PV SOURCE), D-044 LEAN PORT

Terminal side A_{JN}- / A_{JN}-, bank A_{BUS}-. No fuse, no precharge; array lsc <= 1.25 x rating.
Contactor opens <= 0.97 kA, held above (port_spec_lean). Installation: upstream clears 967-1250 A within 0.26 s.

Terminal side A_{IN}+ / A_{IN}-, bank A_{BUS}+. No fuse, no precharge; array lsc ≤ 1.25 x rating.
Contactor opens ≤ 0.97 kA, held above (port_spec lean). Installation: upstream clears 967-1250 A within 0.26 s.

The schematic diagram illustrates the power supply architecture for a 3U rackmountable server. It features a multi-stage power distribution system starting from a main input (A_MON3) and branching into various output rails (+3V3, +5V, AGND, etc.). Key components include:

- Capacitors:** Various electrolytic and ceramic capacitors (e.g., C1201, C1202, C1203, C1204, C1205, C1206, C1207, C1208, C1209, C1210, C1211, C1212, C1213, C1214, C1215, C1216, C1217, C1218, C1219, C1220, C1221, C1222, C1223, C1224, C1225, C1226, C1227, C1228, C1229, C1230, C1231, C1232, C1233, C1234, C1235, C1236, C1237, C1238, C1239, C1240, C1241, C1242, C1243, C1244, C1245, C1246, C1247, C1248, C1249, C1250, C1251, C1252, C1253, C1254, C1255, C1256, C1257, C1258, C1259, C1260, C1261, C1262, C1263, C1264, C1265, C1266, C1267, C1268, C1269, C1270, C1271, C1272, C1273, C1274, C1275, C1276, C1277, C1278, C1279, C1280, C1281, C1282, C1283, C1284, C1285, C1286, C1287, C1288, C1289, C1290, C1291, C1292, C1293, C1294, C1295, C1296, C1297, C1298, C1299, C1300, C1301, C1302, C1303, C1304, C1305, C1306, C1307, C1308, C1309, C1310, C1311, C1312, C1313, C1314, C1315, C1316, C1317, C1318, C1319, C1320, C1321, C1322, C1323, C1324, C1325, C1326, C1327, C1328, C1329, C1330, C1331, C1332, C1333, C1334, C1335, C1336, C1337, C1338, C1339, C1340, C1341, C1342, C1343, C1344, C1345, C1346, C1347, C1348, C1349, C1350, C1351, C1352, C1353, C1354, C1355, C1356, C1357, C1358, C1359, C1360, C1361, C1362, C1363, C1364, C1365, C1366, C1367, C1368, C1369, C1370, C1371, C1372, C1373, C1374, C1375, C1376, C1377, C1378, C1379, C1380, C1381, C1382, C1383, C1384, C1385, C1386, C1387, C1388, C1389, C1390, C1391, C1392, C1393, C1394, C1395, C1396, C1397, C1398, C1399, C1400, C1401, C1402, C1403, C1404, C1405, C1406, C1407, C1408, C1409, C1410, C1411, C1412, C1413, C1414, C1415, C1416, C1417, C1418, C1419, C1420, C1421, C1422, C1423, C1424, C1425, C1426, C1427, C1428, C1429, C1430, C1431, C1432, C1433, C1434, C1435, C1436, C1437, C1438, C1439, C1440, C1441, C1442, C1443, C1444, C1445, C1446, C1447, C1448, C1449, C1450, C1451, C1452, C1453, C1454, C1455, C1456, C1457, C1458, C1459, C1460, C1461, C1462, C1463, C1464, C1465, C1466, C1467, C1468, C1469, C1470, C1471, C1472, C1473, C1474, C1475, C1476, C1477, C1478, C1479, C1480, C1481, C1482, C1483, C1484, C1485, C1486, C1487, C1488, C1489, C1490, C1491, C1492, C1493, C1494, C1495, C1496, C1497, C1498, C1499, C1500, C1501, C1502, C1503, C1504, C1505, C1506, C1507, C1508, C1509, C1510, C1511, C1512, C1513, C1514, C1515, C1516, C1517, C1518, C1519, C1520, C1521, C1522, C1523, C1524, C1525, C1526, C1527, C1528, C1529, C1530, C1531, C1532, C1533, C1534, C1535, C1536, C1537, C1538, C1539, C1540, C1541, C1542, C1543, C1544, C1545, C1546, C1547, C1548, C1549, C1550, C1551, C1552, C1553, C1554, C1555, C1556, C1557, C1558, C1559, C1560, C1561, C1562, C1563, C1564, C1565, C1566, C1567, C1568, C1569, C1570, C1571, C1572, C1573, C1574, C1575, C1576, C1577, C1578, C1579, C1580, C1581, C1582, C1583, C1584, C1585, C1586, C1587, C1588, C1589, C1590, C1591, C1592, C1593, C1594, C1595, C1596, C1597, C1598, C1599, C1600, C1601, C1602, C1603, C1604, C1605, C1606, C1607, C1608, C1609, C1610, C1611, C1612, C1613, C1614, C1615, C1616, C1617, C1618, C1619, C1620, C1621, C1622, C1623, C1624, C1625, C1626, C1627, C1628, C1629, C1630, C1631, C1632, C1633, C1634, C1635, C1636, C1637, C1638, C1639, C1640, C1641, C1642, C1643, C1644, C1645, C1646, C1647, C1648, C1649, C1650, C1651, C1652, C1653, C1654, C1655, C1656, C1657, C1658, C1659, C1660, C1661, C1662, C1663, C1664, C1665, C1666, C1667, C1668, C1669, C1670, C1671, C1672, C1673, C1674, C1675, C1676, C1677, C1678, C1679, C1680, C1681, C1682, C1683, C1684, C1685, C1686, C1687, C1688, C1689, C1690, C1691, C1692, C1693, C1694, C1695, C1696, C1697, C1698, C1699, C1700, C1701, C1702, C1703, C1704, C1705, C1706, C1707, C1708, C1709, C1710, C1711, C1712, C1713, C1714, C1715, C1716, C1717, C1718, C1719, C1720, C1721, C1722, C1723, C1724, C1725, C1726, C1727, C1728, C1729, C1730, C1731, C1732, C1733, C1734, C1735, C1736, C1737, C1738, C1739, C1740, C1741, C1742, C1743, C1744, C1745, C1746, C1747, C1748, C1749, C1750, C1751, C1752, C1753, C1754, C1755, C1756, C1757, C1758, C1759, C1760, C1761, C1762, C1763, C1764, C1765, C1766, C1767, C1768, C1769, C1770, C1771, C1772, C1773, C1774, C1775, C1776, C1777, C1778, C1779, C1780, C1781, C1782, C1783, C1784, C1785, C1786, C1787, C1788, C1789, C1790, C1791, C1792, C1793, C1794, C1795, C1796, C1797, C1798, C1799, C1800, C1801, C1802, C1803, C1804, C1805, C1806, C1807, C1808, C1809, C1810, C1811, C1812, C1813, C1814, C1815, C1816, C1817, C1818, C1819, C1820, C1821, C1822, C1823, C1824, C1825, C1826, C1827, C1828, C1829, C1830, C1831, C1832, C1833, C1834, C1835, C1836, C1837, C1838, C1839, C1840, C1841, C1842, C1843, C1844, C1845, C1846, C1847, C1848, C1849, C1850, C1851, C1852, C1853, C1854, C1855, C1856, C1857, C1858, C1859, C1860

TVT25751 x 3 (615 VDC, thermal link + monitor lead): MOV1 +/M, MOV2 -/M, MOV3 M/PE_T, Up,eff 3793 V pole-P and pole-pole at In 3 kA (calc., <= 4.0 kV -> reinforced 6 kV / basic 4 kV, D=032); Imax 25 kA, Branch fuses ETI CH14x51 gPV 36 A 30 kA (L/R 2 ms). Monitor loop through both fuses and all three links -> CNY65B -> RB1 (sum on the ID line): RB1 = 1 at rest above 200 V = varistor network open -> CTRL inhibits/stops.

Not bench-validated. Uses read from sim/out/*.json; checks: design_check()		
Sheet 12		
Schematics authored by Chinmoy Bhuyan		
Live board referenced to BUS--; gate islands functional; SELV winding reinforced; HV-PE basis		
Sheet: /11 Port A power path (pv)/		
File: 11_leanA_power.kicad_sch		
Title: PV-PWR power board – Port A power path (pv)		
Size: A2	Date: 2026-10-05	Rev: A2
KiCad E.D.A. 10.0.6		Id: 12/23

	1	2	3	4	5	6	7	8
A								
B								
C								
D								
E								
F								

Not bench-validated. Values read from sim/out/*.json; checks: design_check()
Sheet 13
Schematics authored by Chinmoy Bhuyan
Live board referenced to BUS-; gate islands functional; SELV winding reinforced; HV-PE basic

Sheet: /12 Port A sensing and interlocks/
File: 12_leanA_ctrl.kicad_sch

Title: **PV-PWR power board – Port A sensing and interlocks**

Size: A3

Date: 2026-10-05

Rev: **A2**

KiCad E.D.A. 10.0.6

Id: 13/23


	1	2	3	4	5	6	7	8
A								
B								
C								
D								
E								
F								

Not bench-validated. Values read from sim/out/*.json; checks: design_check() Sheet 14 Schematics authored by Chinmoy Bhuyan Live board referenced to BUS-; gate islands functional; SELV winding reinforced; HV-PE basic		
Sheet: /13 Port A coil drives/ File: 13_leanA_drive.kicad_sch		
Title: PV-PWR power board – Port A coil drives		
Size: A3	Date: 2026-10-05	Rev: A2
KiCad E.D.A. 10.0.6	Id: 14/23	

Terminal side B_{IN+} / B_{IN-}, bank B_{BUS+}, HPE501 250 A aR in both poles (breaks 1.25–50 kA only).
Contactor opens <= 0.97 kA, held above (port spec lean). Installation: upstream clears 967–1250 A within 0.26 s.

Terminal side B_{IN+} / B_{IN-}, bank B_{BUS+}, HPE501 250 A aR in both poles (breaks 1.25–50 kA only).
Contactor opens <= 0.97 kA, held above (port spec lean). Installation: upstream clears 967–1250 A within 0.26 s.

TV725751 x 3 (615 VDC, thermal link + monitor lead); MOV1 +/M, MOV2 -/M, MOV3 M/PE_T, U_{g,eff} 3793 V pole-PE and pole-pole at in 3 kA (calc., $\omega = 4.0 \text{ kV} \Rightarrow$ reinforced 6 kV / basic 4 kV, D=032); I_{max} 25 kA. Branch fuses ETI CH14x51 gPV 36 A 30 kA (L/R 2 ms). Monitor loop through both fuses and all three Units $\Rightarrow$ CNY658 $\Rightarrow$ RB1 (sum on the ID line); RB1 = 1 at rest above 200 V = varistor network open $\Rightarrow$ CTRL inhibits/stops.

[illegible]

HPE501/000B100-250 in both poles: breaks 1.25-50 kA only (partial range)
the part OC trip and the contactor keep it out of 250 A-1.25 kA.


	1	2	3	4	5	6	7	8
A								
B								
C								
D								
E								
F								

Not bench-validated. Values read from sim/out/*.json; checks: design_check() Sheet 16 Schematics authored by Chinmoy Bhuyan Live board referenced to BUS-; gate islands functional; SELV winding reinforced; HV-PE basic		
Sheet: /14 Port B sensing and interlocks/ File: 14_leanB_ctrl.kicad_sch		
Title: PV-PWR power board – Port B sensing and interlocks		
Size: A3	Date: 2026-10-05	Rev: A2
KiCad E.D.A. 10.0.6	Id: 16/23	

	1	2	3	4	5	6	7	8
A								
B								
C								
D								
E								
F								


Not bench-validated. Values read from sim/out/*.json; checks: design_check() Sheet 17 Schematics authored by Chinmoy Bhuyan Live board referenced to BUS-; gate islands functional; SELV winding reinforced; HV-PE basic		
Sheet: /15 Port B coil drives/ File: 15_leanB_drive.kicad_sch		
Title: PV-PWR power board – Port B coil drives		
Size: A3	Date: 2026-10-05	Rev: A2
KiCad E.D.A. 10.0.6	Id: 17/23	

PORT A TERMINALS AND EMI FILTER




PV: chassis terminals A_TERM+/- (135 A port), both conductors once through the N-C-644025 ring (CM, 150 kHz-30 MHz, ARCHITECTURE 8.1). X 2.2 uF 1300 V at the varistor network, Y1 4.7 nF pole-PE_T (removable PE link for the hipot). Board taps A_IN+ by short links.

PORT B TERMINALS AND EMI FILTER




battery: chassis terminals B_TERM+/- (135 A port), both conductors once through the N-C-644025 ring (CM, 150 kHz-30 MHz, ARCHITECTURE 8.1). X 2.2 uF 1300 V at the varistor network, Y1 4.7 nF pole-PE_T (removable PE link for the hipot). Board taps B_IN+ / B_IN- / B_T+ by short links.

BOARD ENTRIES (WURTH REDCUBE PRESS-FIT M3, 100 A EACH)




Bus entries from the contactors / fuses: A-BUS+, B-BUS+, A_IN- and B_T- (into the shunts), two studs each; taps A_IN+, B_IN+, B_IN-, B_T+ (varistors, dividers, IMD, precharge, aux input), one each.

PE: LINKS, HEATSINK



PE_T (Y capacitors, MOV3, IMD strings) reaches PE through a removable strap (open for the hipot, IC-23); PE_D = IMD divider bond; the heatsink is earthed at two points.

INSULATION MONITOR (PORT.LEAN_IMD)



IMD_SW1 = string A+ -> PE, IMD_SW2 = string PE -> BUS- (high = connected);
VPE = PE divider against BUS- (VMID of port A).

Not bench-validated: Values read from sim/out/*.json; checks: design_check()

Sheet 18

Schematics authored by Chinmoy Bhuyan

Live board referenced to BUS-; gate islands functional; SELV winding reinforced; HV-PE basic

Sheet: /15 Terminals, EMI filter, insulation test/

File: 15_terminals_imd.kicad_sch

Title: PV-PWR power board - Terminals, EMI filter, insulation test

Size: A3


Date: 2026-10-05

Rev: A2

KiCad E.D.A. 10.0.6


Id: 18/23

24 V $\rightarrow$ +5V (LMR38020, 400 KHZ, 2 A)




NSI6651 inputs, AHCT, sensors, references, PC +5V, gate bias of phases 1-2. ctrl_c2000 circuit (SNVSC40E table 9-1, 400 kHz / 5 V / 2 A): 15 uH, 3 x 22 uF, RT 64.9k, FB 100k / 24.9k 0.1 % -> 4.93-5.10 V. Load in design_check (<= 80 % of 2 A).

24 V -> +5V_GD (LMR38020, 400 KHZ, 2 A)




gate bias of phases 3 only. ctrlc2000 circuit (SNVSC40E table 9-1, 400 kHz / 5 V / 2 A): 15 uH, 3 x 22 uF, RT 64.9k, FB 100k / 24.9k 0.1 % -> 4.93-5.10 V. Load in design_check (<= 80 % of 2 A).

+5V_GD SUPERVISOR ON RDY




TPS3710 107k/10k as on +5V: RDY low while the bias rail of phases 3 is below 4.52–4.69 V.

+5V_GD -> +3V3 (TPS62130, 2.5 MHZ) WITH A CONTROLLED RAMP



EN = PG_5V0, FB 31.6k / 10k 0.1 % $\rightarrow$ 3.240–3.433 V ($\geq$ 3.20 V for the control board's reference), SS/TR 470p C0G; ramp-up 12–16 mV/us (F28003x VDDIO 8–100 mV/us). Ports' logic, RDY / MOV_OK pull-ups, PC +3V3 (control $\leq$ 157 mA).

+3V3 DISCHARGE (RAMP-DOWN WHEN THE RAILS FAIL)



PG_5V0 low (+5V_GD < 90-94 %, i.e. the live 24 V is gone) disables the TPS62130 and lets the 100k from +24V (10 V Zener) turn on PMV30ENEA + 1.2R: +V3 falls at ≥ 20 mV/us through the BOR region (F28003x SRVDDIO-DN).

SELV 24 V TO THE CONTROL BOARD (J2)




AUX-T1 reinforced winding SELV_24V / SELV_0V, cross-regulated 21.4–30.1 V (aux75_spec); full fan speed needs 24.5 V. Full fan speed is only guaranteed while the converter is switching. Fan buck (12–36 V in) + SELV logic on the control board; >= 10 mm from live copper; nothing else of the SELV domain is on this board.

Not bench-validated. Values read from sim/out/*.json; checks: design_check() Sheet 19 Schematics authored by Chinmoy Bhuyan Live board referenced to BUS-; gate islands functional; SELV winding reinforced; HV-PE basic	
Sheet: /16 Live 5 V / 3.3 V, SELV connector/ File: 16_supplies.kicad_sch	
Title: PV-PWR power board – Live 5 V / 3.3 V, SELV connector	
Size: A3 KiCad E.D.A. 10.0.6	Date: 2026-10-05 Rev: A2 Id: 19/23




2 per tap AHEAD of the fuse (AC10 pulse-rated, 20 R = the smallest E24 value inside AX-01 / 02: hot-plug I2t 18.1 % of the fuse melting I2t (rule 20 %), film surge 1218 V); 4.64 W each at the highest input current (0.48 A, 250 V)
Fuse: (30 W case, unchanged) per-port fuse 1000 VDC gPV behind 44R: fault current ≤ 25 A (breaking 20 kA not needed), hot-plug I2t 0.091 A2s = 16 % of melting




2 per tap AHEAD of the fuse (AC10 pulse-rated, 20 R = the smallest E24 value inside AX-01 / 02: hot-plug I2t 18.1 % of the fuse melting I2t (rule 20 %), film surge 1218 V); 4.64 W each at the highest input current (0.48 A, 250 V)
Fuse: (30 W case, unchanged) per-port fuse 1000 VDC gPV behind 44R: fault current ≤ 25 A (breaking 20 kA not needed), hot-plug I2t 0.091 A2s = 16 % of melting

SURGE ABSORBER / INPUT FILTER




Film: (30 W case, unchanged) 2 x film = RC surge absorber with 44R: 4 kV / 20 us residual → 1199 V (UR 1300 V); filter corner 546 Hz.

COMPENSATED TAP STRING




string tap, brown-in 206–215 V, brown-out 179–192 V
brown-in hysteresis (same solve); OV lockout 1107–1162 V

DEPLETION CASCODE CURRENT SOURCE




VREF high → start-up off (as AUX-HV).

LINE BROWN-IN



LINE_OK low -> BAT54 holds COMP below the 1.15 V offset.


INPUT OV LOCKOUT AND OVERLOAD TIMER



Ch 1: OV lockout -> COMP low. Ch 2: timer divider: trips above 113 / 175 / 278 W (no trip at the 112.2 W 1 s peak); timer 39-100 ms -> latch -> SS crowbar -> hiccup.


Not bench-validated. Values read from sim/out/*.json; checks: design_check() Sheet 21 Schematics authored by Chinmoy Bhuyan Live board referenced to BUS-; gate islands functional; SELV winding reinforced; HV-PE basic	
Sheet: /18 AUX75 start-up, brown-in, OV, timer/ File: 18_aux75_startup.kicad_sch	
Title: PV-PWR power board – AUX75 start-up, brown-in, OV, timer	
Size: A3 KiCad E.D.A. 10.0.6	Date: 2026-10-05 Rev: A2 Id: 21/23

LIVE 24 V RECTIFIER, HOLD-UP




D2PAK tab = cathode on the output. Snubber 150R + 68p.

SELV 24 V RECTIFIER (REINFORCED SIDE)



Cross-regulated from the live winding.

STATUS AND OUTPUT OV STOP (TPS3700 ON A 3.3 V ZENER RAIL)



TPS3700 window on the live 24 V: UV falls 21.02-21.81 V (status), OV rises 26.13-26.76 V (SS pulled low)