

Autonomous Physics-Based Modeling of Retention Loss in Cryogenic 3-D NAND Flash Memories

Myung Jin, Haechan Choi, and Hyungcheol Shin, *Senior Member, IEEE*

Abstract—A novel model is established with physical derivation in retention operation of 3-D NAND flash memory. To efficiently incorporate the retention loss properties of the immediate and continuous occurrence, an autonomous model has been suggested. By utilizing the model, retention loss for both short-term and long-term due to detrapping effect of trapped electron can be simulated in very short timeframe. Moreover, autonomous model makes it possible for model to predict the time transient of ΔV_{th} by only using an initial condition.

Index Terms—Autonomous modeling, detrapping, 3-D NAND flash memory, retention loss modeling

I. INTRODUCTION

THERE rapid increase in data storage demand, driven by emerging computing technologies such as artificial intelligence (AI) and high-performance computing (HPC), has raised significant concerns about the reliability of 3-D NAND flash memories, particularly regarding retention loss [1].

As storage capacity per cell increases, ensuring long-term stability of each bit's threshold voltage distribution over time scales from days to years becomes increasingly critical. Moreover, prior works have shown that charge detrapping can still occur at cryogenic temperatures, supporting earlier models that treat detrapping as largely temperature independent [2].

In this study, an autonomous model for retention loss based on tunneling emission mechanisms in 3-D NAND flash memory is developed. The proposed simulation framework requires only the initial condition as input and enables highly efficient computation with significantly reduced simulation time.

II. MODELING

This section presents the modeling framework for autonomous simulation of retention loss. First, a cylindrical Poisson solution is derived for the oxide–nitride–oxide (O/N/O) gate stack, incorporating quantized multiple layers within the charge trap nitride (CTN) layer. After obtaining the detailed

This paragraph of the first footnote will contain the date on which you submitted your paper for review. (Corresponding Author: Myung Jin; Hyungcheol Shin.)

Myung Jin and Haechan Choi are with the Department of Electrical and Computer Engineering, Seoul National University, Seoul 08826, South Korea (e-mail: gsjb1028@snu.ac.kr).

Hyungcheol Shin is with the Department of Electrical and Computer Engineering, Seoul National University, Seoul 08826, South Korea, and also with Integra Semiconductor, Ltd. (e-mail: hcshin@snu.ac.kr).

Poisson solution for these discretized layers, the threshold voltage shift (ΔV_{th}) is calculated using an optimized numerical scheme. Finally, based on previous studies of detrapping-induced emission rates [3], an autonomous equation governing retention loss behavior is proposed.

A. Detailed Poisson Solution

An electrical potential distribution obtained from the cylindrical Poisson equation for discretized layers in the ONO structure can be expressed as follows [3], [4].

$$\begin{cases} V_{Si}(r_{Si}) = V_{ch} \\ V_{TOX}(r) = V_{ch} + \frac{K_{TOX}}{\epsilon_{TOX}} \ln \frac{r}{r_{Si}} \\ V_{CTN,i}(r) = V_{CTN,i-1}(r_{i-1}) + \frac{K_i}{\epsilon_{CTN}} \ln \frac{r}{r_{i-1}} \\ V_{BOX}(r) = V_{CTN,N}(r_N) + \frac{K_{BOX}}{\epsilon_{BOX}} \ln \frac{r}{r_N} \\ V_{BOX}(r_{BOX}) = V_G \end{cases} \quad (1)$$

where $i = 1-N$ denotes the index of each discretized slice of the CTN layer in the radial direction, and N is the total number of radial partitions.

Solving $\mathbf{x}$ vector can calculate the total $N + 2$ potential parameters.

$$\mathbf{x} = [K_{TOX} \quad K_1 \quad \cdots \quad K_N \quad K_{BOX}]^T \quad (2)$$

$$\mathbf{A}\mathbf{x} = \mathbf{b} \quad (3)$$

Matrix $\mathbf{A}$ and vector $\mathbf{b}$ are constructed by enforcing a total of $N+1$ transverse electric field continuity conditions ($\epsilon_1 \mathcal{E}_1 = \epsilon_2 \mathcal{E}_2$) together with an additional boundary condition defined by reference potential.

$$\mathbf{A} = \begin{bmatrix} 1 & -1 & 0 & \cdots & 0 & 0 \\ 0 & 1 & -1 & \cdots & 0 & 0 \\ \vdots & & & \ddots & & \vdots \\ 0 & 0 & 0 & \cdots & 1 & -1 \\ \frac{2\pi}{C_{TOX}} & \frac{2\pi}{C_1} & \frac{2\pi}{C_2} & \cdots & \frac{2\pi}{C_N} & \frac{2\pi}{C_{BOX}} \end{bmatrix} \quad (4)$$

$$\mathbf{b} = [\frac{\Delta Q_0}{2\pi} \quad \frac{\Delta Q_1}{2\pi} \quad \cdots \quad \frac{\Delta Q_N}{2\pi} \quad \Delta V]^T \quad (5)$$

$$\Delta Q_i = \pi r_i^2 (n_{t,i} - n_{t,i-1}) \quad (6)$$




Fig. 1. (a) shows a radial scale and capacitance visualization, (b) shows the representation of ΔQ_i within the boundary condition solution, (c) shows the programming sequence of trapped electrons and holes, and (d) shows the autonomous simulation schematics.

$$\Delta V = (V_G - V_{ch}) - \sum_{i=1}^N \frac{qn_{t,i}}{4\epsilon_{CTN}} (r_i^2 - r_{i-1}^2) \quad (7)$$

C_{TOX} , C_i , and C_{BOX} in (4) denote the capacitances of each cylindrical layer, as illustrated in Fig. 1(c). ΔQ_i in (5) represents the charge component associated with the cylindrical shell at radius r_i , which can be superpositioned as $Q = \sum \Delta Q_i$ as demonstrated on Fig. 1(d). Furthermore, (5) indicates that $b(\Delta Q_i, V_G - V_{ch})$ varies with the trapped charge distribution and the applied voltage conditions.

B. $Q - \Delta V_{th}$ Relation

For the ΔV_{th} calculation, the gate voltage difference required to maintain equal channel field conditions must be determined [3], [4].

$$F_{TOX}(r_{Si}) = \frac{K_{TOX}}{\epsilon_{TOX}} \frac{1}{r_{Si}} \quad (8)$$

To achieve equal channel field conditions, the same K_{TOX} value under the given conditions must be established. By Cramer's rule, the K_{TOX} parameter can be solved through determinant calculation.

$$K_{TOX} = \frac{\det [A_{b(\Delta Q_i, \Delta V_{th})}]}{\det A} \quad (9)$$

TABLE I
PARAMETER VALUES FOR THE TCAD SIMULATION

Symbol	Physical meaning	Value
r_f	Oxide filler radius	20 nm [5]
t_{Si}	Si-channel thickness	8 nm [5]
t_{TOX}	Tunneling oxide thickness	5 nm [5]
t_{CTN}	Charge trap nitride thickness	6 nm [5]
t_{BOX}	Blocking oxide thickness	8 nm [5]
ϵ_{ox}	Oxide permittivity	$3.9 \epsilon_0$ [6]
ϵ_{CTN}	Charge trap nitride permittivity	$7.5 \epsilon_0$ [6]
$\Delta \Phi_{Si-ox}$	Si-ox layer energy barrier height	3.1 eV [6]
$\Delta \Phi_{CTN-ox}$	CTN-ox layer energy barrier height	1 eV [6]
$\Delta \Phi_{WL-ox}$	WL-ox layer energy barrier height	3.65 eV [6]
m_{ox}^*	The effective mass of oxide	$0.5 m_0$ [6]
m_n^*	The effective mass of nitride	$0.4 m_0$ [6]
σ_n	electron capture cross section	$1 \times 10^{-16} \text{ cm}^2$ [7]
$\mu_{n,h}$	carrier mobility	$1 \times 10^{-4} \text{ cm}^2/\text{V} \cdot \text{s}$ [5]
V_{pass}	Pass voltage for untarget cell	7.0 V [5]
V_{pgm-1}	Program voltage for $\Delta V_{th} = 1 \text{ V}$	19.6 V
V_G	Gate potential under retention operation	0 V
V_{ch}	Channel potential under	-1 V ($\approx -\Delta V_{th}$) [3]

where notation $A_{b(\Delta Q_i, \Delta V_{th})}$ stands for 1st column of matrix A replaced with vector $b(\Delta Q_i, \Delta V_{th})$.

Therefore, establishing following equation and solving for ΔV_{th} is needed to calculate the value.

$$\det [A_{b(0, \Delta V_{th})}] = \det [A_{b(\Delta Q_i, 0)}] \quad (10)$$

by property of multilinearity, $\det [A_{b(0, \Delta V_{th})}]$ in equation (10) can be calculated as following.

$$\det \begin{bmatrix} 0 & -1 & 0 & \cdots & 0 & 0 \\ 0 & 1 & -1 & \cdots & 0 & 0 \\ \vdots & & & \ddots & & \vdots \\ 0 & 0 & 0 & \cdots & 1 & -1 \\ \Delta V_{th} & \frac{2\pi}{C_1} & \frac{2\pi}{C_2} & \cdots & \frac{2\pi}{C_N} & \frac{2\pi}{C_{BOX}} \end{bmatrix} = -\Delta V_{th} \quad (11)$$

$$\therefore \Delta V_{th} = -\det [A_{b(\Delta Q_i, 0)}] \quad (12)$$

The threshold voltage difference can be calculated with single determinant computation with initially programmed trapped charge distribution is given as Fig. 1(b).

C. Autonomous Detrapping Modeling

With the given initial conditions, an autonomous equation is established for each cell, divided by radial position and trap depth as shown in Fig. 2(b).

$$\frac{d}{dt} n_t(r, E_t, t) = -(e_{ch} + e_{WL}) n_t(r, E_t, t) \quad (13)$$

Then, detrapping relation can be express as following general ODE solution.

$$n_t(r, E_t, t) = \sum_r \sum_{E_t} n_{t0}(r, E_t) \exp(-(e_{ch} + e_{WL})t) \quad (14)$$

The emission rate for trapped electron and hole can be computed as following equations based on a previous study [3].

$$e = \nu \times |TC| \quad (15)$$

$$\nu = \frac{2\pi}{\hbar} |E_t|^2 V_{trap} \cdot \frac{m_0 \sqrt{2m^*}}{\pi^2 \hbar^3} \sqrt{E - E_{trap}} \quad (16)$$




Fig. 2. Concept of autonomous modeling simulation requiring (a) only initial information to produce (b) results matching cryogenic-like TCAD simulations.

$$|TC| = \prod \exp \left(-\frac{4\sqrt{2m^*} \Phi_H^{1.5} - \Phi_L^{1.5}}{3\hbar q F} \right) \quad (17)$$

for both channel and wordline directions as demonstrated in Fig. 2(b).

This autonomous detrapping modeling methodology enables a simulation to directly compute the result at a specific time without performing any transient time-interval calculations. Only the initial condition and the target time are required, eliminating the need for time-stepped simulations.

III. SIMULATION AND RESULT

The model validation is performed using Synopsys TCAD simulations calibrated against previous retention modeling studies [3], [5]. To properly focus on the detrapping effect from the CTN layer, bandgap-engineered processes were neglected, and operating conditions such as program voltage were recalibrated for this study.

Following the erase operation, a program voltage of $1 \mu\text{s}$ was applied to all wordlines as listed in Table 1. Note that ΔV_{th} represents the threshold voltage shift from the virgin cell state, which starts from a negative value in the erased state. Note that to ignore lateral migration retention loss, neighboring data pattern was selected [9].

According to Refaldi et.al [2], cryogenic conditions enable separation of the detrapping mechanism. To emulate cryogenic conditions during retention operation within the TCAD framework, the capture cross-section was adjusted to an extremely low value ($\sigma_n \rightarrow 0$) only during retention. This manipulation suppresses thermal electron transitions between trapped and conduction states within the CTN layer, as illustrated in Fig. 2(a), while maintaining physical consistency in other operations.

First, validation was conducted over a time span extending to 10 years, as shown in Fig. 2(a). The proposed model from the previous section matches the reference TCAD simulation with less than 1% weighted mean absolute percentage error (WMAPE).

IV. CONCLUSION

This study presents an autonomous model for retention loss due to detrapping of trapped electrons. Compared to TCAD simulations calibrated with physical parameters from various prior studies, the proposed model demonstrates good match with TCAD simulation. Additionally, the novelty of autonomous modeling is demonstrated through significant computational optimization, achieving results within an extremely short timeframe.

REFERENCES

- [1] A. Goda, K. K. Muchherla and P. Feeley, "Reliability of 3D NAND Flash for Future Storage Systems (Invited)," 2023 IEEE International Reliability Physics Symposium (IRPS), Monterey, CA, USA, 2023, pp. 1-10, doi: 10.1109/IRPS48203.2023.10118280.
- [2] D. G. Refaldi, G. Malavena, L. Chiavarone, N. Gagliuzzi, A. S. Spinelli and C. M. Compagnoni, "Cryogenic Investigation of Vertical Charge Loss in 3D NAND Flash Memories," 2025 IEEE International Reliability Physics Symposium (IRPS), Monterey, CA, USA, 2025, pp. 1-7, doi: 10.1109/IRPS48204.2025.10983672.
- [3] M. Jin and H. Shin, "Modeling Attempt-to-Escape Frequency: Tunneling Emission of Trapped Electrons in Tunneling Oxides of 3-D NAND Flash Memory," in IEEE Transactions on Electron Devices, vol. 72, no. 9, pp. 4884-4889, Sept. 2025, doi: 10.1109/TED.2025.3589340.
- [4] S. M. Amoroso, C. Monzio Compagnoni, A. Mauri, A. Maconi, A. S. Spinelli and A. L. Lacaita, "Semi-Analytical Model for the Transient Operation of Gate-All-Around Charge-Trap Memories," in IEEE Transactions on Electron Devices, vol. 58, no. 9, pp. 3116-3123, Sept. 2011, doi: 10.1109/TED.2011.2159010.
- [5] H. Jo and H. Shin, "Compact Modeling of Trap-Assisted Tunneling Current in 3-D NAND Flash Memory," in IEEE Transactions on Electron Devices, vol. 72, no. 4, pp. 1745-1749, April 2025, doi: 10.1109/TED.2025.3541603.
- [6] A. Padovani et al., "A Comprehensive Understanding of the Erase of TANOS Memories Through Charge Separation Experiments and Simulations," in IEEE Transactions on Electron Devices, vol. 58, no. 9, pp. 3147-3155, Sept. 2011, doi: 10.1109/TED.2011.2159722.
- [7] D. Verreck et al., "Understanding the ISPP Slope in Charge Trap Flash Memory and its Impact on 3-D NAND Scaling," 2021 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 2021, pp. 1-4, doi: 10.1109/IEDM19574.2021.9720506.
- [8] TCAD Sentaurus Device User Guide Version 2022, Synopsys, Mountain View, CA, USA, Mar. 2022.
- [9] Y. L. Chou, C. C. Lu, W. J. Tsai, T. C. Lu, K. C. Chen and C. Y. Lu, "A Target-Read Retry Scheme for 3D Charge Trap NAND Flash Memory," 2023 International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 2023, pp. 1-4, doi: 10.1109/IEDM45741.2023.10413738.