

(A Constituent College of Somaiya Vidyavihar University)

Department of Electronics Engineering



LINEAR INTEGRATED CIRCUIT AND DESIGN

IA2 Simulation based Assignment Sem-Vth (2021-22) Total marks-50

Instructions:

- Attempt All questions
- Even roll number students and Odd roll number students are required to solve the respective numerical mentioned.

Note:

- In simulation, you are required to put **Roll_no_Name** on schematic.
- Also write **DOP** and **IA1** on top right side of simulation
- In waveform, Vin(name of student) and Vo(name of student) should be written ETRX B1

Name: Vedant Kelkar

Roll No: 1912052 Marks:

Q1. Design an Inverting Schmitt Trigger with upper threshold point as + 4.5V and lower threshold point as - 2.5V (Even roll no: Solve this)


Design an Inverting Schmitt Trigger with upper threshold point as + 4V and lower threshold point as - 6V (Odd roll no: Solve this)

Hint: Use Asymmetric design technique with diodes.

Build your designed circuit in LTspice and verify/validate your design values with at least three set of reading's for the suitable inputs (include one where hysteresis curve disappears) (Attach handwritten solution of design, and printscreen images of schematic & results. Also, prepare observation table for three set of readings)










(A Constituent College of Somaiya Vidyavihar University)


Department of Electronics Engineering

























Vin	Vutp	Vltp
6V	4.3V	-2.48V
7V	3.8V	-2.25V
8V	4V	-2.5V





Somaiya V	idyavihar University
	Roll No.: 1412052
	: Online Examination Page No.
Date: 21/11/2021	
Name of the student:	Signature of the student:
Vedant kelkar	
. No.:@\	
Vcc	Voot
	Voot
© VEE & F	
	nw to
let sopply voltage Vcc-+1	2.
Vsat = 0.9 + 112 = 110.	8 V
D 11. 1	-10 D.
for positive Vsat s voltage d	10gc V
Vot = + 4.5	
V+=4.5 V+=4.5 = R1 *Vsat	
RH R2	
KIITZ	
let Ri=10Ks	
4.C=10N ×10.8	
10ktk2	
R2 = 1440.	
- Vsat voltage Dr is ON	
VIII = -2-5V	
Ri=toka	
V+= R1 XVs	al*
RAPS	
-2.5 = 10h ×1	(-10.8)
IDMRS	
R3= 104 (-108) -10	K = 33.2Ks
K3 TONC 100	



K. J. Somaiya College of Engineering, Mumbai-77 (A Constituent College of Somaiya Vidyavihar University)

Department of Electronics Engineering




Q1 is for 10 marks, Select suitable Supply voltage to power up the Opamp OP-07

Q2. Design an instrumentation amplifier whose gain can be varied in the range of 2 to 2500. (Oddroll no: Solve this)

Design an instrumentation amplifier whose gain can be varied in the range of 10 to 1500. **(EVEN roll no: Solve this)**

Hint: Start with 2nd stage design first.

Build your designed circuit in LTspice and verify/validate your design values with at least three set of reading's for the **suitable** inputs. (Attach handwritten solution of design, and printscreen images of schematic & results. Also, prepare observation table for three set of readings)






(A Constituent College of Somaiya Vidyavihar University)


Department of Electronics Engineering















Somalya Vidyavihar University
Roll No.:
Answer Sheet: Online Examination Page No.
Name of the student: Vedon't Kelkor Signature of the student:
Vedant Kelkar Signature of the student: V
Q. No.: <u>@2</u>
Report of the polynomial of t
100 =0:5 14 2P3 Ruttpot
20= 1+ 2Rs 14=2Ks
Rut Rpot Ru+ Rpot
Let Rpot=100ks.









Somaiya Vidyaviha Answer Sheet: Onlin		Roll No.: Page No.	1012052	
Date:				
Name of the student:	Signature of th	e student:	rellar	
Vedant Kelkar	0.5			
Q. No.: <u>@2</u>				
19 (Ru+100K)=2R3 -0				
now, for maximum gain				
1500 - R2 [1+2R3] = 0:5 [1+2R3] Ry				
3000 = 1+2R3 Ry				_
2999. Ry = 2R3 -2				_
2999 Ry = 19(RUH100K)				_
2980Ru= 1900K				
Ru= 637-583 sz				
from O				
283= 19(R4+100H)				
R3= 956-057 kg.				
R1=100K9 R4=637-583-9				
Ry= 50ks Rpot= 100k	1			
R3= 956-057 KA				



(A Constituent College of Somaiya Vidyavihar University)

Department of Electronics Engineering



Q2 is for 10 marks, Supply voltage can be ±15 V to power up the Opamp OP-07

Q3. Design an non-inverting amplifier for a gain of 15, and with an input impedance of $1.2M\Omega$ (For Even Roll Numbers)


1.Design an inverting amplifier for a gain of -9, and with an input impedance of $15k\Omega$ (For ODD Roll Numbers)

a to d part remains same for the above question:

- a. Build your designed circuit in LTspice and verify your design values. (One can max Vin = 200mV peak sine wave, f = 1500 Hz
- b. Increase Vin to 2.5V peak, keeping frequency same and observe the output waveforms. Record the peak values of output waveforms. Comment on the output obtained.
- c. Increase f to 30 KHz , keeping Vin = 200mV peak and observe the output waveforms. Record the peak values of output waveforms. Comment on the output obtained.
- d. In a), perform parametric sweep on any one external resistor and obtain 5 simultaneous outputs visible at the same time.

















(A Constituent College of Somaiya Vidyavihar University) **Department of Electronics Engineering**





As we can see the output, the waveform of the out gets cut at around +/-14V which is nothing but the Saturation voltage of the Op-Amp.


С



(A Constituent College of Somaiya Vidyavihar University)

Department of Electronics Engineering








(A Constituent College of Somaiya Vidyavihar University)

Department of Electronics Engineering




As we can see the output, the number of peaks per unit time increases as we increase the frequency














Soma	aiya Vidyavihar University	
	Sheet: Online Examination	Roll No.: 1912052 Page No.
Date: 21/11/2021		
Name of the student:	Signature of the student:	
Vedant Kelkar	Signature of the	
). No.: <u>@3</u>		
Given gain=15		•
Input impedence = 1.2M	•	3
gain of hon-inverting amplific	21	
Gain= 1+R2		
RI		
15= 1+R2		
RI		
14 = R2		
RI		
R2=14-R		
R2= 14(1.2)		
: R2=16-8 M.D.		
· Input impedence & Resistiv	10 Condback are 1.24	1H2 & 162Msz.









(A Constituent College of Somaiya Vidyavihar University) **Department of Electronics Engineering**




Q3 is for 10 marks, Supply voltage can be ±15 V to power up the Opamp OP-07

Q4. Design a summing amplifier to add three input voltages. The output of this circuit must be equal to 4 times the negative sum of the inputs.

Build your designed circuit in LTspice and verify/validate your design values with at least three set of reading for the inputs. (Attach handwritten solution of design, and printscreen images of schematic & results. Also, prepare observation table for three set of readings)

Q4 is for 10 marks, Supply voltage can be ±15 V to power up the Opamp OP-07 (For all students)







(A Constituent College of Somaiya Vidyavihar University) **Department of Electronics Engineering**

Somanya.

1st reading






2nd reading

Vout=-7.99986V



(A Constituent College of Somaiya Vidyavihar University) **Department of Electronics Engineering**






3rd reading

Vout= -11.9998V











Somaiya Vidyaviha	ar University	
Answer Sheet: Onlin	ne Examination	Roll No.: 1912052 Page No.
Name of the student:		
Vedant kelkar	Signature of the	e student: Whellax
Q. No.: Qu		
Vout expression for summing amplif	ier:-	
Vovt= -4 (VH V21V3) +1)		
where , V1 , V2 & V3 are inputs.		
Volt = - Pt (VI+V2+V3) (standar	ct Voot for S	umming amplifier) (2)
where &= R1=R2=R3		
: from (1) b (2)		
-R4 = -4 : R4 = 4		
Consider R=1kn		
CREUR		
50 VOVE -4[V1+V2+V3)		
P2 Ik P2 Ik V2 WINN V2 WINN V2 WINN V2 WINN V2 WINN VEE	Vovt	
13 1K.		









Somaiya Vidyaviha	r University		and the
Answer Sheet: Onlin	ne Examination	Roll No.: Page No.	1912052
Name of the student: Vedant kelkor	Signature of the	student:	MINOR
Q. No.:			
Vout = -4 (1+0:5+1) = -10V			,
-> V1=0.5 V , V2= IV , V3=0.5 V			
Voute -4(0.5+1+0.5)=-8V			
-> V1= IV, V2= IV, V3= IV			
Voot= -4 (1+1+1) = -12 V			




K. J. Somaiya College of Engineering, Mumbai-77 (A Constituent College of Somaiya Vidyavihar University)

Department of Electronics Engineering



Q5. Find V_0 for the adder-subtractor circuit shown. (For all students)




Build your designed circuit in LTspice and verify/validate your design values. (Attach handwritten solution of design, and printscreen images of schematic & results)

Q5 is for 10 points, Supply voltage can be ±15 V to power up the Opamp OP-07











Vout= 6.56814 V (simulated)





Somalya Vidyaviha	ar University		
Answer Sheet: Onlin	ne Examination	Page No. 14009	
Name of the student:		New York	
Vedant kelkar	Signature of the student:		
Q. No.: <u>Q.5</u>			
at V (KCL) at inverting termin	ral		_
V=2 + V=3 - V=Vott =0			
40 25 50			
V [] + + -2 -3 - Vout = 0	X	•	
V 17 - Vout - 17 0			_
L - 10 100	on-inverting to	eminal.	
V-4+V+5+V+0=0	on marking a		
(0 20 30			
10 20 30 10 20 : W	(1) = 13		_
UH FRAT (Arondu	no le virtual-c	nort voltage at	
		al is equal to the	
	inventing term	inal)	
39 17 -Vout = 17 the non-1	7	1. V-V+=	39 V
-11 -		Į .	11
289 = Vout			_
2200 50			
			-
Votat = 6.56			-
			-