



SOMAIYA
VIDYAVIHAR UNIVERSITY

K J Somaiya College of Engineering

K. J. Somaiya College of Engineering, Mumbai-77
(A Constituent College of Somaiya Vidyavihar University)
Department of Electronics Engineering



LINEAR INTEGRATED CIRCUIT AND DESIGN

IA2 Simulation based Assignment

Sem-Vth (2021-22)

Total marks-50

Instructions:

- Attempt All questions
- Even roll number students and Odd roll number students are required to solve the respective numerical mentioned.

•

Note:

- In simulation, you are required to put **Roll_no_Name** on schematic .
- Also write **DOP and IA1** on top right side of simulation
- In waveform, Vin(name of student) and Vo(name of student) should be written

ETRX B1

Name: Vedant Kelkar

Roll No: 1912052


Marks:


Q1. Design an Inverting Schmitt Trigger with upper threshold point as + 4.5V and lower threshold point as - 2.5V **(Even roll no: Solve this)**

Design an Inverting Schmitt Trigger with upper threshold point as + 4V and lower threshold point as - 6V **(Odd roll no: Solve this)**

Hint: Use Asymmetric design technique with diodes.

Build your designed circuit in LTspice and verify/validate your design values with at least three set of reading's for the **suitable** inputs (include one where hysteresis curve disappears) (Attach handwritten solution of design, and printscreen images of schematic & results. Also, prepare observation table for three set of readings)









SOMAIYA
VIDYAVIHAR UNIVERSITY

K J Somaiya College of Engineering

K. J. Somaiya College of Engineering, Mumbai-77
(A Constituent College of Somaiya Vidyavihar University)
Department of Electronics Engineering








SOMAIYA
VIDYAVIHAR UNIVERSITY

K J Somaiya College of Engineering

K. J. Somaiya College of Engineering, Mumbai-77
(A Constituent College of Somaiya Vidyavihar University)
Department of Electronics Engineering



Vin	Vutp	Vltp
6V	4.3V	-2.48V
7V	3.8V	-2.25V
8V	4V	-2.5V

Somaiya Vidyavihar University

Answer Sheet: Online Examination

Roll No.: 1912052

Page No.


Date: 21/11/2021

Name of the student:

Vedant Vekkar

Signature of the student: Vedant Vekkar

Q. No.: Q1



$$V_{sat} = 0.9 \times 12 = \pm 10.8V$$

for positive V_{sat} voltage diode D_1

$$V_{out} = +4.5$$

$$V^+ = 4.5$$

$$V^+ = 4.5 = \frac{R_1 \times V_{sat}}{R_1 + R_2}$$

let $R_1 = 10k\Omega$

$$4.5 = \frac{10k \times 10.8}{10k + R_2}$$

$$R_2 = 14k\Omega$$

- V_{sat} voltage D_2 is ON

$$V_{LTP} = -2.5V$$

$$R_1 = 10k\Omega$$

$$V^+ = \frac{R_1 \times V_{sat}}{R_1 + R_3}$$

$$-2.5 = \frac{10k \times (-10.8)}{10k + R_3}$$

$$R_3 = \frac{10k(-10.8) - 10k}{-2.5} = 33.2k\Omega$$


Q1 is for 10 marks, Select suitable Supply voltage to power up the Opamp OP-07



Q2. Design an instrumentation amplifier whose gain can be varied in the range of 2 to 2500. **(Odd roll no: Solve this)**


Design an instrumentation amplifier whose gain can be varied in the range of 10 to 1500. **(EVEN roll no: Solve this)**

Hint: Start with 2nd stage design first.

Build your designed circuit in LTspice and verify/validate your design values with at least three set of reading's for the **suitable** inputs. (Attach handwritten solution of design, and printscreen images of schematic & results. Also, prepare observation table for three set of readings)







Somaiya Vidyavihar University

Answer Sheet: Online Examination

Date: 21/11/2021

Name of the student:


Vedant Kelkar

Signature of the student:

Roll No.:

Page No.

Q. No.: Q2



Gain from 2nd stage = 0.5

$$\text{Gain 2} = \frac{R_2}{R_1} = 0.5$$

$$R_1 = 100k\Omega \quad R_2 = 50k\Omega$$

$$A = \frac{R_2}{R_1} \left[1 + \frac{2R_3}{R_A} \right] \quad R_A = R_4 + R_{pot}$$

when gain is min(1) R_A is max

when gain is max(1500) $R_A = R_4$

$$100 = 0.5 \left[1 + \frac{2R_3}{R_4 + R_{pot}} \right]$$

$$200 = 1 + \frac{2R_3}{R_4 + R_{pot}} \quad 199 = \frac{2R_3}{R_4 + R_{pot}}$$

Let $R_{pot} = 100k\Omega$



SOMAIYA
VIDYAVIHAR UNIVERSITY

K J Somaiya College of Engineering

K. J. Somaiya College of Engineering, Mumbai-77
(A Constituent College of Somaiya Vidyavihar University)
Department of Electronics Engineering





SOMAIYA
VIDYAVIHAR UNIVERSITY

K J Somaiya College of Engineering

K. J. Somaiya College of Engineering, Mumbai-77
(A Constituent College of Somaiya Vidyavihar University)
Department of Electronics Engineering



Somaiya Vidyavihar University

Answer Sheet: Online Examination

Roll No.:

1912052

Page No.

Date :

Name of the student:

Vedant Kelkar

Signature of the student:

Vedant Kelkar

Q. No.: 02

$$19(R_4 + 100k) = 2R_3 \quad \text{--- (1)}$$

now, for maximum gain

$$1500 = R_2 \left[\frac{1+2R_3}{R_4} \right] = 0.5 \left[\frac{1+2R_3}{R_4} \right]$$

$$3000 = \frac{1+2R_3}{R_4}$$

$$2999 \cdot R_4 = 2R_3 \quad \text{--- (2)}$$

$$2999 R_4 = 19(R_4 + 100k)$$

$$2980 R_4 = 1900k$$

$$R_4 = 637.583 \Omega$$

from (1)

$$2R_3 = 19(R_4 + 100k)$$

$$R_3 = 956.057 k\Omega$$

$$R_1 = 100k\Omega$$

$$R_4 = 637.583 \Omega$$

$$R_2 = 50k\Omega$$

$$R_{pot} = 100k\Omega$$

$$R_3 = 956.057 k\Omega$$



SOMAIYA
VIDYAVIHAR UNIVERSITY

K J Somaiya College of Engineering

K. J. Somaiya College of Engineering, Mumbai-77
(A Constituent College of Somaiya Vidyavihar University)
Department of Electronics Engineering



Q2 is for 10 marks, Supply voltage can be ± 15 V to power up the Opamp OP-07

Q3. Design an non-inverting amplifier for a gain of 15, and with an input impedance of $1.2\text{M}\Omega$

(For Even Roll Numbers)



1.Design an inverting amplifier for a gain of -9, and with an input impedance of $15\text{k}\Omega$

(For ODD Roll Numbers)


a to d part remains same for the above question:


- Build your designed circuit in LTspice and verify your design values. (One can max $V_{in} = 200\text{mV}$ peak sine wave, $f = 1500$ Hz)
- Increase V_{in} to 2.5V peak, keeping frequency same and observe the output waveforms. Record the peak values of output waveforms. Comment on the output obtained.
- Increase f to 30 KHz , keeping $V_{in} = 200\text{mV}$ peak and observe the output waveforms. Record the peak values of output waveforms. Comment on the output obtained.
- In a), perform parametric sweep on any one external resistor and obtain 5 simultaneous outputs visible at the same time.

A





B






As we can see the output, the waveform of the out gets cut at around $\pm 14V$ which is nothing but the Saturation voltage of the Op-Amp.

C



As we can see the output, the number of peaks per unit time increases as we increase the frequency

D






SOMAIYA
VIDYAVIHAR UNIVERSITY

K J Somaiya College of Engineering

K. J. Somaiya College of Engineering, Mumbai-77
(A Constituent College of Somaiya Vidyavihar University)
Department of Electronics Engineering





SOMAIYA
VIDYAVIHAR UNIVERSITY

K J Somaiya College of Engineering

K. J. Somaiya College of Engineering, Mumbai-77
(A Constituent College of Somaiya Vidyavihar University)
Department of Electronics Engineering



Somaiya Vidyavihar University

Answer Sheet: Online Examination

Roll No.: 1912052

Page No.

Date: 21/11/2021

Name of the student:

Vedant kelkar

Signature of the student:

Vedant kelkar

Q. No.: Q3

Given: gain = 15

Input impedance = 1.2M

Gain of non-inverting amplifier

$$\text{Gain} = 1 + \frac{R_2}{R_1}$$

$$15 = 1 + \frac{R_2}{R_1}$$


$$14 = \frac{R_2}{R_1}$$

$$R_2 = 14 \cdot R_1$$

$$R_2 = 14(1.2)$$

$$\therefore R_2 = \underline{\underline{16.8 \text{ M}\Omega}}$$

\therefore Input impedance & resistive feedback are 1.2M Ω & 16.8M Ω .




Q3 is for 10 marks, Supply voltage can be ± 15 V to power up the Opamp OP-07

Q4. Design a summing amplifier to add three input voltages. The output of this circuit must be equal to 4 times the negative sum of the inputs.

Build your designed circuit in LTspice and verify/validate your design values with at least three set of reading for the inputs. (Attach handwritten solution of design, and printscreen images of schematic & results. Also, prepare observation table for three set of readings)


Q4 is for 10 marks, Supply voltage can be ± 15 V to power up the Opamp OP-07

(For all students)




1st reading

$V_{out} = -9.99982V$




2nd reading

$V_{out} = -7.99986V$



3rd reading

Vout= -11.9998V



Somaiya Vidyavihar University

Answer Sheet: Online Examination

Date: 21/11/2021

Name of the student:

Vedant Kelkar

Roll No.: 1912052

Page No.

Signature of the student: Vedant Kelkar

Q. No.: Q4

Vout expression for summing amplifier:-

$$V_{out} = -4[V_1 + V_2 + V_3] \quad (1)$$

where, V_1, V_2 & V_3 are inputs.

$$V_{out} = \frac{-R_f}{R} [V_1 + V_2 + V_3] \quad \dots (\text{standard } V_{out} \text{ for summing amplifier}) \quad (2)$$

where $R = R_1 = R_2 = R_3$

\therefore from (1) & (2)


$$\frac{-R_f}{R} = -4 \quad \therefore \frac{R_f}{R} = 4$$

Consider $R = 1k\Omega$

$$\therefore R_f = 4R$$

$$\therefore R_f = 4k\Omega$$

$$\text{So } V_{out} = -4[V_1 + V_2 + V_3]$$





SOMAIYA
VIDYAVIHAR UNIVERSITY

K J Somaiya College of Engineering

K. J. Somaiya College of Engineering, Mumbai-77
(A Constituent College of Somaiya Vidyavihar University)
Department of Electronics Engineering





SOMAIYA
VIDYAVIHAR UNIVERSITY

K J Somaiya College of Engineering

K. J. Somaiya College of Engineering, Mumbai-77
(A Constituent College of Somaiya Vidyavihar University)
Department of Electronics Engineering



Somaiya Vidyavihar University

Answer Sheet: Online Examination

Roll No.:	1912052
Page No.	

Date : 21/11/2021

Name of the student:

Vedant kelkar

Signature of the student: Vedant kelkar

Q. No.: _____

Calculations

$$\rightarrow V_1 = 1V, V_2 = 0.5V, V_3 = 1V$$

$$V_{out} = -4(1 + 0.5 + 1) = -10V$$


$$\rightarrow V_1 = 0.5V, V_2 = 1V, V_3 = 0.5V$$

$$V_{out} = -4(0.5 + 1 + 0.5) = -8V$$

$$\rightarrow V_1 = 1V, V_2 = 1V, V_3 = 1V$$



$$V_{out} = -4(1 + 1 + 1) = -12V$$

Q5. Find V_0 for the adder-subtractor circuit shown . **(For all students)**



Build your designed circuit in LTspice and verify/validate your design values. (Attach handwritten solution of design, and printscreen images of schematic & results)

Q5 is for 10 points, Supply voltage can be ± 15 V to power up the Opamp OP-07





SOMAIYA
VIDYAVIHAR UNIVERSITY

K J Somaiya College of Engineering

K. J. Somaiya College of Engineering, Mumbai-77
(A Constituent College of Somaiya Vidyavihar University)
Department of Electronics Engineering



Vout= 6.56814 V (simulated)

Somaiya Vidyavihar University

Answer Sheet: Online Examination

Roll No.:

1912052

Page No.

Date: 21/11/2021

Name of the student:

Vedant Kelkar

Signature of the student:

Vedant Kelkar

Q. No.: Q5.

at V^- (KCL) at inverting terminal

$$\frac{V^- - 2}{40} + \frac{V^- - 3}{25} - \frac{V^- - V_{out}}{50} = 0$$

$$V^- \left[\frac{1}{40} + \frac{1}{25} + \frac{1}{50} \right] - \frac{2}{40} - \frac{3}{25} - \frac{V_{out}}{50} = 0$$

$$V^- \left[\frac{17}{200} \right] - \frac{V_{out}}{50} = \frac{17}{100} \quad \text{--- (1)}$$

now at V^+ (KCL) at non-inverting terminal.

$$\frac{V^+ - 4}{10} + \frac{V^+ - 5}{20} + \frac{V^+ - 0}{30} = 0$$

$$\therefore V^+ \left[\frac{1}{10} + \frac{1}{20} + \frac{1}{30} \right] - \frac{4}{10} - \frac{5}{20} = 0 \quad \therefore V^+ \left(\frac{11}{60} \right) = \frac{13}{20}$$

$$V^+ = \left[\frac{39}{11} \right]$$

... (According to virtual-short, voltage at the inverting terminal is equal to the V^+ at the non-inverting terminal)

$$\frac{39}{11} \left[\frac{17}{200} \right] - \frac{V_{out}}{50} = \frac{17}{100}$$

$$\therefore V^- = V^+ = \frac{39}{11} V$$

$$\frac{289}{2200} = \frac{V_{out}}{50}$$

$$V_{out} = 6.56$$