# AUDIT COURSE ELECTRONIC CIRCUITS 1: SIMULATION BASED STUDY

### **LAB 15**

Kindly update your name and roll no, once this document is shared with you Time slot to complete your work is **40 MINUTES** 

Date: 28/9/2020

Kindly upload your schematic & waveform images here, every 10 minutes, indicating your progress and intention to completion of WORK within time slot allotted

Time slot allotted to you all for the completion of WEEK 8 DAY 1 is 40 MINUTES


Kindly upload your work (only circuit schematic & waveform in LTSpice) in the shared google doc between this time slot only.


## Follow these instruction strictly:


- 1, Start sharp ON TIME, by posting your name and roll no and screenshot of your LT spice work screen (time and date MUST BE VISIBLE)
- 2. Upload your work every 10 minutes, i.e LT spice work screen
- 3. This means you will upload LT spice work screen 4 times during this time slot.
- 4. Point 3 indicates your readiness and presences for completion of WEEK 8 DAY 1

You are entitled for 1 CREDIT per Lab only if you follow above instruction to the details


STUDENTS WORK AREA STARTS HERE







## 2N222 TRANSISTER B=200



**V(n001):** 10 **voltage** 

V(b\_vedant): 1.27972 voltage V(c\_vedant): 6.09053 voltage V(e vedant): 0.589253 voltage


 Ic(Q1):
 0.00390947 device\_current

 Ib(Q1):
 1.88822e-005 device\_current


 Ie(Q1):
 -0.00392836 device\_current

I(Re): 0.00392836 device\_current I(Rc): 0.00390947 device\_current I(R2): 0.000853146 device\_current I(R1): 0.000872028 device\_current I(Vcc): -0.0047815 device\_current

IBQ	IBQ	ICQ	ICQ	VCEQ	VCEQ
Simulted	Calculated	Simulted	Calculated	Simulted	Calculated
18.88uA	19.2uA	3.909uA	3.84uA	5.501V	5.584V



## 2N3904 TRANSISTER B=300



**V(n001):** 10 voltage

V(b\_vedant): 1.28772 voltage V(c\_vedant): 6.03113 voltage V(e vedant): 0.597242 voltage

 Ic(Q1):
 0.00396887 device\_current


 Ib(Q1):
 1.27501e-005 device\_current

 Ie(Q1):
 -0.00398162 device\_current

I(Re): 0.00398162 device\_current I(Rc): 0.00396887 device\_current I(R2): 0.000858478 device\_current I(R1): 0.000871228 device\_current I(Vcc): -0.00484009 device current

#### **BVW60A TRANSISTER**

B=120



**V(n001):** 10 voltage

V(b\_vedant): 1.26381 voltage V(c\_vedant): 6.10878 voltage V(e vedant): 0.588344 voltage

 Ic(Q1):
 0.00389122 device\_current

 Ib(Q1):
 3.10752e-005 device\_current

 Ie(Q1):
 -0.0039223 device\_current

I(Re): 0.0039223 device\_current I(Rc): 0.00389122 device\_current I(R2): 0.000842543 device\_current I(R1): 0.000873619 device\_current I(Vcc): -0.00476484 device\_current

В	ICQ	VCQ
120	3.8912mA	5.521V
200	3.909mA	5.5008V
300	3.968mA	5.4338V

Day

syng

Date

The vinin at B

1912052

Rth= RIIIR2

RTH- 10×103 × 1.5×103

10×10 3+1.5 × 103

=1.304KSZ

Vth= R2 xVcc = 1.5 x 100= 1.30 4V. R1+R2 1.5+10

KUL at BE.

VTH - IBRH - VBE - IERE = 0 Vth - IBRH - VBE - (I+R) IBRE= 0

IBQ = 19.202 MA.

Ice = RIbe = 200 × 19.202 × 10-6

ICO = 3.84 mA

AC LAB 15 is approved: Inderjit Singh Dhanjal