5/11/2021

Design Style #1 Mealy

Monday, April 19, 2021 7:35 PM

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
ENTITY <entity name> IS
  PORT ( input: IN <data type>;
         reset, clock: IN STD LOGIC;
         output: OUT <data type>);
END <entity name>;
ARCHITECTURE <arch name> OF <entity name> IS
  TYPE_state IS (state0, state1, state2, state3, ...);
  SIGNAL pr state, nx state: state;
BEGIN
   ----- Lower section: -----
  PROCESS (reset, clock)
  BEGIN
     IF (reset='1') THEN
        pr state <= state0;
     ELSIF (clock'EVENT AND clock='1') THEN
        pr state <= nx state;
     END IF:
   END PROCESS;
   ----- Upper section: -----
   PROCESS (input, pr state)
  BEGIN
     CASE pr state IS
        WHEN state0 =>
           IF (input = ...) THEN
              output <= <value>;
              nx state <= state1;
           ELSE ...
           END IF:
        WHEN state1 =>
           IF (input = ...) THEN
              output <= <value>;
              nx state <= state2;
           ELSE ...
           END IF:
        WHEN state2 =>
           IF (input = ...) THEN
              output <= <value>;
              nx state <= state3;
           ELSE ...
           END IF;
     END CASE;
   END PROCESS;
END <arch name>;
```

Off in worther after the 9/P. Since ofp is not state dependent

OneNote