
Overlapping Moore code

Tuesday, April 20, 2021 1:49 PM



```
library IEEE;
use IEEE.STD LOGIC 1164.all;
use IEEE.STD_LOGIC_arith.all;
use IEEE.STD_LOGIC_unsigned.all;
entity Seq_1101_moore is
     port (
           clk : in STD LOGIC;
          rst : in STD LOGIC;
          X : in STD LOGIC;
          Z : out STD LOGIC
          ) ;
end Seq 1101 moore;
architecture JK Mealy arch of Seq 1101 moore is
     type state is (reset,got1,got11,got110,got1101);
     signal pr_state,nx_state : state;
begin
     process (rst,clk)
     begin
          if (rst = '1')then
                pr state <= reset;
           elsif (clk'event and clk='0') then
                pr state <= nx state;
           end if;
     end process;
 process (pr_state,x)
 begin
       case pr_state is
             when reset \Rightarrow z <='0';
                  if (x = 0) then
                       nx_state <= reset;
                       nx_state <= got1;
                  end if;
             when got1 => z <='0';
                  if (x = 0) then
                       nx state <= reset;
                  else
                       nx state <= got11;
                  end if;
             when got11 => z <='0';
                  if (x = 0) then
                  nx state <= got110;
                       nx state <= got11;
                  end if;
             when got110 =>z <='0';
                  if (x = '0') then
                       nx_state <= reset;</pre>
```

OneNote

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
ENTITY <ent name> IS
  PORT (input: IN <data_type>;
        reset, clock: IN STD LOGIC;
        output: OUT <data type>);
END <ent name>;
ARCHITECTURE <arch name> OF <ent name> IS
  TYPE states IS (state0, state1, state2, state3, ...);
  SIGNAL pr state, nx state: states;
  SIGNAL temp: <data type>;
BEGIN
  ----- Lower section: ------
  PROCESS (reset, clock)
  BEGIN
     IF (reset='1') THEN
        pr state <= state0;
     ELSIF (clock'EVENT AND clock='1') THEN
        output <= temp;
        pr state <= nx state;
     END IF;
  END PROCESS;
     ----- Upper section: -----
     PROCESS (pr_state)
     BEGIN
        CASE pr_state IS
           WHEN state0 =>
              temp <= <value>;
              IF (condition) THEN nx state <= state1;</pre>
              END IF;
           WHEN state1 =>
              temp <= <value>;
              IF (condition) THEN nx state <= state2;
              END IF;
           WHEN state2 =>
              temp <= <value>;
              IF (condition) THEN nx_state <= state3;</pre>
              END IF;
        END CASE;
     END PROCESS;
  END <arch_name>;
```

end JK_Mealy_arch;