In order to write VHDL code efficiently, it is essential to know what *data types* are allowed, and how to specify and use them. In this chapter, all fundamental data types are described, with special emphasis on those that are synthesizable. Discussions on data compatibility and data conversion are also included.

## 3.1 Pre-Defined Data Types

VHDL contains a series of pre-defined data types, specified through the IEEE 1076 and IEEE 1164 standards. More specifically, such data type definitions can be found in the following packages / libraries:

- Package *standard* of library *std*: Defines BIT, BOOLEAN, INTEGER, and REAL data types.
- Package *std\_logic\_1164* of library *ieee*: Defines STD\_LOGIC and STD\_ULOGIC data types.
- Package *std\_logic\_arith* of library *ieee*: Defines SIGNED and UNSIGNED data types, plus several data conversion functions, like *conv\_integer(p)*, *conv\_unsigned(p, b)*, *conv\_signed(p, b)*, and *conv\_std\_logic\_vector(p, b)*.
- Packages *std\_logic\_signed* and *std\_logic\_unsigned* of library *ieee*: Contain functions that allow operations with STD\_LOGIC\_VECTOR data to be performed as if the data were of type SIGNED or UNSIGNED, respectively.

All pre-defined data types (specified in the packages/libraries listed above) are described below.

• BIT (and BIT\_VECTOR): 2-level logic ('0', '1').

# Examples:

```
SIGNAL x: BIT;
-- x is declared as a one-digit signal of type BIT.

SIGNAL y: BIT_VECTOR (3 DOWNTO 0);
-- y is a 4-bit vector, with the leftmost bit being the MSB.

SIGNAL w: BIT_VECTOR (0 TO 7);
-- w is an 8-bit vector, with the rightmost bit being the MSB.
```

Based on the signals above, the following assignments would be legal (to assign a value to a signal, the "<=" operator must be used):

```
x <= '1';
-- x is a single-bit signal (as specified above), whose value is
-- '1'. Notice that single quotes (' ') are used for a single bit.
y \le "0111";
-- y is a 4-bit signal (as specified above), whose value is "0111"
-- (MSB='0'). Notice that double quotes (" ") are used for
-- vectors.
w <= "01110001";
-- w is an 8-bit signal, whose value is "01110001" (MSB='1').
• STD_LOGIC (and STD_LOGIC_VECTOR): 8-valued logic system introduced in
the IEEE 1164 standard.
Ϋ́,
     Forcing Unknown (synthesizable unknown)
.0,
     Forcing Low
                       (synthesizable logic '1')
'1'
     Forcing High
                       (synthesizable logic '0')
'Z'
                       (synthesizable tri-state buffer)
     High impedance
'W' Weak unknown
'L'
     Weak low
'H'
     Weak high
٠_,
     Don't care
Examples:
SIGNAL x: STD LOGIC;
-- x is declared as a one-digit (scalar) signal of type STD LOGIC.
SIGNAL y: STD LOGIC VECTOR (3 DOWNTO 0) := "0001";
-- y is declared as a 4-bit vector, with the leftmost bit being
-- the MSB. The initial value (optional) of y is "0001". Notice
-- that the ":=" operator is used to establish the initial value.
  Most of the std_logic levels are intended for simulation only. However, '0', '1', and
'Z' are synthesizable with no restrictions. With respect to the "weak" values, they are
resolved in favor of the "forcing" values in multiply-driven nodes (see table 3.1).
```

• STD\_ULOGIC (STD\_ULOGIC\_VECTOR): 9-level logic system introduced in the IEEE 1164 standard ('U', 'X', '0', '1', 'Z', 'W', 'L', 'H', '-'). Indeed, the

Indeed, if any two std\_logic signals are connected to the same node, then conflicting

logic levels are automatically resolved according to table 3.1.

**Table 3.1** Resolved logic system (STD\_LOGIC).

	Х	0	1	Z	W	L	Н	-
Х	Х	Х	Х	Х	Х	Х	Х	Х
0	Х	0	Х	0	0	0	0	Х
1	Х	X	1	1	1	1	1	Х
Z	Х	0	1	Z	W	L	H	Х
W	Х	0	1	W	W	W	W	Х
L	X	0	1	L	W	L	W	Х
Н	Х	0	1	H	W	W	H	Х
-	Х	X	X	X	X	X	X	Х

STD\_LOGIC system described above is a *subtype* of STD\_ULOGIC. The latter includes an extra logic value, 'U', which stands for unresolved. Thus, contrary to STD\_LOGIC, conflicting logic levels are not automatically resolved here, so output wires should never be connected together directly. However, if two output wires are never supposed to be connected together, this logic system can be used to detect design errors.

- · BOOLEAN: True, False.
- INTEGER: 32-bit integers (from -2,147,483,647 to +2,147,483,647).
- NATURAL: Non-negative integers (from 0 to +2,147,483,647).
- REAL: Real numbers ranging from -1.0E38 to +1.0E38. Not synthesizable.
- Physical literals: Used to inform physical quantities, like time, voltage, etc. Useful in simulations. Not synthesizable.
- Character literals: Single ASCII character or a string of such characters. Not synthesizable.
- SIGNED and UNSIGNED: data types defined in the *std\_logic\_arith* package of the *ieee* library. They have the appearance of STD\_LOGIC\_VECTOR, but accept arithmetic operations, which are typical of INTEGER data types (SIGNED and UNSIGNED will be discussed in detail in section 3.6).

## Examples:

```
x4 <= B"101111" -- binary representation of decimal 47
x5 <= 0"57"
                      -- octal representation of decimal 47
x6 <= X"2F"
                      -- hexadecimal representation of decimal 47
n \le 1200;
                      -- integer
m \le 1 200;
                      -- integer, underscore allowed
                     -- Boolean, executed if ready=TRUE
IF ready THEN...
y \le 1.2E-5;
                      -- real, not synthesizable
q <= d after 10 ns; -- physical, not synthesizable
Example: Legal and illegal operations between data of different types.
SIGNAL a: BIT;
SIGNAL b: BIT VECTOR(7 DOWNTO 0);
SIGNAL c: STD LOGIC;
SIGNAL d: STD LOGIC VECTOR(7 DOWNTO 0);
SIGNAL e: INTEGER RANGE 0 TO 255;
a <= b(5); -- legal (same scalar type: BIT)
b(0) <= a; -- legal (same scalar type: BIT)
c <= d(5); -- legal (same scalar type: STD LOGIC)</pre>
d(0) <= c; -- legal (same scalar type: STD LOGIC)</pre>
a <= c;
             -- illegal (type mismatch: BIT x STD LOGIC)
b <= d;
             -- illegal (type mismatch: BIT VECTOR x
             -- STD LOGIC VECTOR)
e <= b;
            -- illegal (type mismatch: INTEGER x BIT VECTOR)
e <= d;
             -- illegal (type mismatch: INTEGER x
              -- STD LOGIC VECTOR)
```

# 3.2 User-Defined Data Types

VHDL also allows the user to define his/her own data types. Two categories of user-defined data types are shown below: *integer* and *enumerated*.

• User-defined *integer* types:

```
TYPE integer IS RANGE -2147483647 TO +2147483647;
-- This is indeed the pre-defined type INTEGER.

TYPE natural IS RANGE 0 TO +2147483647;
-- This is indeed the pre-defined type NATURAL.
```

```
TYPE my integer IS RANGE -32 TO 32;
-- A user-defined subset of integers.
TYPE student grade IS RANGE 0 TO 100;
-- A user-defined subset of integers or naturals.
• User-defined enumerated types:
TYPE bit IS ('0', '1');
-- This is indeed the pre-defined type BIT
TYPE my logic IS ('0', '1', 'Z');
-- A user-defined subset of std logic.
TYPE bit vector IS ARRAY (NATURAL RANGE <>) OF BIT;
-- This is indeed the pre-defined type BIT VECTOR.
-- RANGE <> is used to indicate that the range is unconstrained.
-- NATURAL RANGE <>, on the other hand, indicates that the only
-- restriction is that the range must fall within the NATURAL
-- range.
TYPE state IS (idle, forward, backward, stop);
-- An enumerated data type, typical of finite state machines.
TYPE color IS (red, green, blue, white);
-- Another enumerated data type.
```

The encoding of enumerated types is done sequentially and automatically (unless specified otherwise by a user-defined attribute, as will be shown in chapter 4). For example, for the type *color* above, two bits are necessary (there are four states), being "00" assigned to the first state (red), "01" to the second (green), "10" to the next (blue), and finally "11" to the last state (white).

## 3.3 Subtypes

A SUBTYPE is a TYPE with a constraint. The main reason for using a subtype rather than specifying a new type is that, though operations between data of different types are not allowed, they are allowed between a subtype and its corresponding base type.

Examples: The subtypes below were derived from the types presented in the previous examples.

```
SUBTYPE natural IS INTEGER RANGE 0 TO INTEGER'HIGH;
-- As expected, NATURAL is a subtype (subset) of INTEGER.
SUBTYPE my logic IS STD LOGIC RANGE '0' TO 'Z';
-- Recall that STD LOGIC=('X','0','1','Z','W','L','H','-').
-- Therefore, my logic=('0','1','Z').
SUBTYPE my color IS color RANGE red TO blue;
-- Since color=(red, green, blue, white), then
-- my color=(red, green, blue).
SUBTYPE small integer IS INTEGER RANGE -32 TO 32;
-- A subtype of INTEGER.
Example: Legal and illegal operations between types and subtypes.
SUBTYPE my logic IS STD LOGIC RANGE '0' TO '1';
SIGNAL a: BIT;
SIGNAL b: STD LOGIC;
SIGNAL c: my logic;
b <= a; -- illegal (type mismatch: BIT versus STD LOGIC)</pre>
b <= c; -- legal (same "base" type: STD LOGIC)</pre>
```

## 3.4 Arrays

Arrays are collections of objects of the same type. They can be one-dimensional (1D), two-dimensional (2D), or one-dimensional-by-one-dimensional (1Dx1D). They can also be of higher dimensions, but then they are generally not synthesizable.

Figure 3.1 illustrates the construction of data arrays. A single value (scalar) is shown in (a), a vector (1D array) in (b), an array of vectors (1Dx1D array) in (c), and an array of scalars (2D array) in (d).

Indeed, the pre-defined VHDL data types (seen in section 3.1) include only the scalar (single bit) and vector (one-dimensional array of bits) categories. The pre-defined *synthesizable* types in each of these categories are the following:

- Scalars: BIT, STD\_LOGIC, STD\_ULOGIC, and BOOLEAN.
- Vectors: BIT\_VECTOR, STD\_LOGIC\_VECTOR, STD\_ULOGIC\_VECTOR, INTEGER, SIGNED, and UNSIGNED.




Figure 3.1 Illustration of (a) scalar, (b) 1D, (c) 1Dx1D, and (d) 2D data arrays.

As can be seen, there are no pre-defined 2D or 1Dx1D arrays, which, when necessary, must be specified by the user. To do so, the new TYPE must first be defined, then the new SIGNAL, VARIABLE, or CONSTANT can be declared using that data type. The syntax below should be used.

To specify a new array type:

```
TYPE type_name IS ARRAY (specification) OF data_type;
```

To make use of the new array type:

```
SIGNAL signal_name: type_name [:= initial_value];
```

In the syntax above, a SIGNAL was declared. However, it could also be a CON-STANT or a VARIABLE. Notice that the initial value is optional (for simulation only).

Example: 1Dx1D array.

Say that we want to build an array containing four vectors, each of size eight bits. This is then an 1Dx1D array (see figure 3.1). Let us call each vector by *row*, and the complete array by *matrix*. Additionally, say that we want the leftmost bit of each vector to be its MSB (most significant bit), and that we want the top row to be row 0. Then the array implementation would be the following (notice that a signal, called x, of type matrix, was declared as an example):

```
TYPE row IS ARRAY (7 DOWNTO 0) OF STD_LOGIC; -- 1D array

TYPE matrix IS ARRAY (0 TO 3) OF row; -- 1Dx1D array

SIGNAL x: matrix; -- 1Dx1D signal
```

Example: Another 1Dx1D array.

Another way of constructing the 1Dx1D array above would be the following:

```
TYPE matrix IS ARRAY (0 TO 3) OF STD_LOGIC_VECTOR(7 DOWNTO 0);
```

From a data-compatibility point of view, the latter might be advantageous over that in the previous example (see example 3.1).

Example: 2D array.

The array below is truly two-dimensional. Notice that its construction is not based on vectors, but rather entirely on scalars.

```
TYPE matrix2D IS ARRAY (0 TO 3, 7 DOWNTO 0) OF STD_LOGIC;
-- 2D array
```

Example: Array initialization.

As shown in the syntax above, the initial value of a SIGNAL or VARIABLE is optional. However, when initialization is required, it can be done as in the examples below.

Example: Legal and illegal array assignments.

The assignments in this example are based on the following type definitions and signal declarations:

```
TYPE row IS ARRAY (7 DOWNTO 0) OF STD_LOGIC;

-- 1D array

TYPE array1 IS ARRAY (0 TO 3) OF row;

-- 1Dx1D array

TYPE array2 IS ARRAY (0 TO 3) OF STD_LOGIC_VECTOR(7 DOWNTO 0);

-- 1Dx1D

TYPE array3 IS ARRAY (0 TO 3, 7 DOWNTO 0) OF STD_LOGIC;

-- 2D array

SIGNAL x: row;

SIGNAL y: array1;

SIGNAL v: array2;

SIGNAL w: array3;
```

```
----- Legal scalar assignments: -----
-- The scalar (single bit) assignments below are all legal,
-- because the "base" (scalar) type is STD LOGIC for all signals
-- (x,y,v,w).
x(0) \le y(1)(2);
                     -- notice two pairs of parenthesis
                      -- (y is 1Dx1D)
x(1) \le v(2)(3);
                     -- two pairs of parenthesis (v is 1Dx1D)
x(2) \le w(2,1);
                     -- a single pair of parenthesis (w is 2D)
y(1)(1) \le x(6);
y(2)(0) \le v(0)(0);
y(0)(0) \le w(3,3);
w(1,1) \le x(7);
w(3,0) \le v(0)(3);
----- Vector assignments: -----
                          -- legal (same data types: ROW)
x \le y(0);
                          -- illegal (type mismatch: ROW x
x \le v(1);
                         -- STD LOGIC VECTOR)
x \le w(2);
                          -- illegal (w must have 2D index)
x \le w(2, 2 DOWNTO 0); -- illegal (type mismatch: ROW x
                          -- STD LOGIC)
v(0) <= w(2, 2 DOWNTO 0); -- illegal (mismatch: STD LOGIC VECTOR
                         -- x STD LOGIC)
v(0) \le w(2);
                         -- illegal (w must have 2D index)
                          -- illegal (type mismatch: ROW x
y(1) \le v(3);
                          -- STD LOGIC VECTOR)
y(1)(7 DOWNTO 3) \le x(4 DOWNTO 0);
                                     -- legal (same type,
                                      -- same size)
v(1) (7 DOWNTO 3) <= v(2) (4 DOWNTO 0); -- legal (same type,
                                      -- same size)
w(1, 5 DOWNTO 1) \le v(2)(4 DOWNTO 0); -- illegal (type mismatch)
```

# 3.5 Port Array

As we have seen, there are no pre-defined data types of more than one dimension. However, in the specification of the input or output pins (PORTS) of a circuit (which is made in the ENTITY), we might need to specify the ports as arrays of vectors. Since TYPE declarations are not allowed in an ENTITY, the solution is to declare

user-defined data types in a PACKAGE, which will then be visible to the whole design (thus including the ENTITY). An example is shown below.

```
----- Package: ------
LIBRARY ieee;
USE ieee.std logic 1164.all;
_____
PACKAGE my data types IS
  TYPE vector array IS ARRAY (NATURAL RANGE <>) OF
   STD LOGIC VECTOR(7 DOWNTO 0);
END my data types;
-----
----- Main code: ------
LIBRARY ieee;
USE ieee.std logic 1164.all;
_____
ENTITY mux IS
  PORT (inp: IN VECTOR ARRAY (0 TO 3);
  ...);
END mux;
    -----
```

As can be seen in the example above, a user-defined data type, called *vector\_array*, was created, which can contain an indefinite number of vectors of size eight bits each (NATURAL RANGE <> signifies that the range is not fixed, with the only restriction that it must fall within the NATURAL range, which goes from 0 to +2,147,483,647). The data type was saved in a PACKAGE called *my\_data\_types*, and later used in an ENTITY to specify a PORT called *inp*. Notice in the main code the inclusion of an additional USE clause to make the user-defined package *my\_data\_types* visible to the design.

Another option for the PACKAGE above would be that shown below, where a CONSTANT declaration is included (a detailed study of PACKAGES will be presented in chapter 10).

```
PACKAGE my_data_types IS

CONSTANT b: INTEGER := 7;

TYPE vector_array IS ARRAY (NATURAL RANGE <>) OF

STD_LOGIC_VECTOR(b DOWNTO 0);

END my_data_types;
```

#### 3.6 Records

Records are similar to arrays, with the only difference that they contain objects of different types.

# Example:

```
TYPE birthday IS RECORD
  day: INTEGER RANGE 1 TO 31;
  month: month_name;
END RECORD;
```

## 3.7 Signed and Unsigned Data Types

As mentioned earlier, these types are defined in the *std\_logic\_arith* package of the *ieee* library. Their syntax is illustrated in the examples below.

# Examples:

```
SIGNAL x: SIGNED (7 DOWNTO 0);
SIGNAL y: UNSIGNED (0 TO 3);
```

Notice that their syntax is similar to that of STD\_LOGIC\_VECTOR, not like that of an INTEGER, as one might have expected.

An UNSIGNED value is a number never lower than zero. For example, "0101" represents the decimal 5, while "1101" signifies 13. If type SIGNED is used instead, the value can be positive or negative (in two's complement format). Therefore, "0101" would represent the decimal 5, while "1101" would mean -3.

To use SIGNED or UNSIGNED data types, the *std\_logic\_arith* package, of the *ieee* library, must be declared. Despite their syntax, SIGNED and UNSIGNED data types are intended mainly for *arithmetic* operations, that is, contrary to

STD\_LOGIC\_VECTOR, they accept arithmetic operations. On the other hand, logical operations are not allowed. With respect to relational (comparison) operations, there are no restrictions.

Example: Legal and illegal operations with signed/unsigned data types.

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
USE ieee.std logic arith.all; -- extra package necessary
SIGNAL a: IN SIGNED (7 DOWNTO 0);
SIGNAL b: IN SIGNED (7 DOWNTO 0);
SIGNAL x: OUT SIGNED (7 DOWNTO 0);
v <= a + b; -- legal (arithmetic operation OK)</pre>
w <= a AND b; -- illegal (logical operation not OK)
Example: Legal and illegal operations with std logic vector.
LIBRARY ieee;
USE ieee.std logic 1164.all; -- no extra package required
SIGNAL a: IN STD LOGIC VECTOR (7 DOWNTO 0);
SIGNAL b: IN STD LOGIC VECTOR (7 DOWNTO 0);
SIGNAL x: OUT STD LOGIC VECTOR (7 DOWNTO 0);
v <= a + b; -- illegal (arithmetic operation not OK)
w <= a AND b; -- legal (logical operation OK)</pre>
```

Despite the constraint mentioned above, there is a simple way of allowing data of type STD\_LOGIC\_VECTOR to participate directly in arithmetic operations. For that, the *ieee* library provides two packages, *std\_logic\_signed* and *std\_logic\_unsigned*, which allow operations with STD\_LOGIC\_VECTOR data to be performed as if the data were of type SIGNED or UNSIGNED, respectively.

Example: Arithmetic operations with std\_logic\_vector.

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_unsigned.all; -- extra package included
...
```

#### 3.8 Data Conversion

VHDL does not allow direct operations (arithmetic, logical, etc.) between data of different types. Therefore, it is often necessary to convert data from one type to another. This can be done in basically two ways: or we write a piece of VHDL code for that, or we invoke a FUNCTION from a pre-defined PACKAGE which is capable of doing it for us.

If the data are *closely* related (that is, both operands have the same *base* type, despite being declared as belonging to two different type classes), then the *std\_logic\_1164* of the *ieee* library provides straightforward conversion functions. An example is shown below.

Example: Legal and illegal operations with subsets.

Several data conversion functions can be found in the *std\_logic\_arith* package of the *ieee* library. They are:

- conv\_integer(p): Converts a parameter p of type INTEGER, UNSIGNED, SIGNED, or STD\_ULOGIC to an INTEGER value. Notice that STD\_LOGIC\_VECTOR is not included.
- conv\_unsigned(p, b): Converts a parameter p of type INTEGER, UNSIGNED, SIGNED, or STD ULOGIC to an UNSIGNED value with size b bits.
- conv\_signed(p, b): Converts a parameter p of type INTEGER, UNSIGNED, SIGNED, or STD\_ULOGIC to a SIGNED value with size b bits.

• conv\_std\_logic\_vector(p, b): Converts a parameter p of type INTEGER, UN-SIGNED, SIGNED, or STD\_LOGIC to a STD\_LOGIC\_VECTOR value with size b bits.

Example: Data conversion.

```
LIBRARY ieee;

USE ieee.std_logic_1164.all;

USE ieee.std_logic_arith.all;

...

SIGNAL a: IN UNSIGNED (7 DOWNTO 0);

SIGNAL b: IN UNSIGNED (7 DOWNTO 0);

SIGNAL y: OUT STD_LOGIC_VECTOR (7 DOWNTO 0);

...

y <= CONV_STD_LOGIC_VECTOR ((a+b), 8);

-- Legal operation: a+b is converted from UNSIGNED to an

-- 8-bit STD LOGIC VECTOR value, then assigned to y.
```

Another alternative was already mentioned in the previous section. It consists of using the *std\_logic\_signed* or the *std\_logic\_unsigned* package from the *ieee* library. Such packages allow operations with STD\_LOGIC\_VECTOR data to be performed as if the data were of type SIGNED or UNSIGNED, respectively.

Besides the data conversion functions described above, several others are often offered by synthesis tool vendors.

## 3.9 Summary

The fundamental synthesizable VHDL data types are summarized in table 3.2.

# 3.10 Additional Examples

We close this chapter with the presentation of additional examples illustrating the specification and use of data types. The development of actual designs from scratch will only be possible after we conclude laying out the basic foundations of VHDL (chapters 1 to 4).

# **Example 3.1: Dealing with Data Types**

The legal and illegal assignments presented next are based on the following type definitions and signal declarations: