5/11/2021 OneNote

## Overlapping Mealy Code

Tuesday, April 20, 2021 1:42 PM

```
library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.STD LOGIC arith.all;
use IEEE.STD LOGIC unsigned.all;
entity Seq_1101_mealy is
           port(
                      clk: in STD LOGIC;
                      rst: in STD LOGIC;
                      X: in STD LOGIC;
                      Z: out STD LOGIC
end Seq_1101_mealy;
architecture JK_Mealy_arch of Seq_1101_mealy is
           type state is (reset,got1,got11,got110);
           signal pr state,nx state: state;
begin
           process (rst,clk)
           begin
                      if (rst = '1')then
                                 pr_state <= reset; 🖢
                      elsif (clk'event and clk='0') then
                                 pr_state <= nx_state;
                      end if:
           end process;
    process (pr_state,x)
    begin
               case pr_state is
                           when reset =>
                                      if (x = 0) then
                                                 z <='0';
                                                 nx state <= reset;
                                                 z <='0':
                                                 nx_state <= got1;
                                      end if:
                           when got1 =>
                                      if (x = 0) then
                                                 nx_state <= reset;
                                      else
                                                 z <='0';
                                                 nx_state \le got11;
                                      end if:
                           when got11 =>
                                     if (x = '0') then
                                                 z <='0';
                                                 nx state <= got110;
                                                 z <='0';
                                                 nx_state <= got11;
                                      end if;
```

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
-----
ENTITY <entity name> IS
   PORT ( input: IN <data type>;
         reset, clock: IN STD LOGIC;
         output: OUT <data type>);
END <entity name>;
ARCHITECTURE <arch name> OF <entity name> IS
   TYPE state IS (state0, state1, state2, state3, ...);
   SIGNAL pr state, nx state: state;
   ----- Lower section: -----
   PROCESS (reset, clock)
   BEGIN
     IF (reset='1') THEN
        pr state <= state0;
     ELSIF (clock'EVENT AND clock='1') THEN
        pr state <= nx state;
     END IF;
   END PROCESS;
   ----- Upper section: -----
   PROCESS (input, pr state)
   BEGIN
     CASE pr state IS
        WHEN state0 =>
           IF (input = ...) THEN
              output <= <value>;
              nx state <= state1;
           ELSE ...
           END IF;
        WHEN state1 =>
           IF (input = ...) THEN
              output <= <value>;
              nx state <= state2;
           ELSE ...
           END IF:
        WHEN state2 =>
           IF (input = ...) THEN
              output <= <value>;
              nx state <= state3;
           ELSE ...
           END IF;
     END CASE;
   END PROCESS;
END <arch name>;
```

```
OneNote

when gollio ->

if (x ='0') then

z <='0';

nx_state <= reset;

else

z <='0';

nx_state <= got1;

end ff;

end process;

end JK_Mealy_arch;
```