

Vedant Upadhyay

2022VST9504

**50 point FFT (mix radix 2 and radix 5) - with precision of [sign + 15bits]
{Sign + 2(integer) +13(fractional)}**

1. Introduction

In the realm of signal processing and data analysis, the Fast Fourier Transform (FFT) stands as a cornerstone technique, allowing us to delve into the frequency components of discrete data. The FFT is vital in a myriad of applications, ranging from audio signal processing to image analysis and beyond. This project centers on the development and implementation of a 50-point FFT, characterized by a unique combination of radix-2 and radix-5 algorithms, all while adhering to a specific precision format of [sign + 15 bits] {Sign + 2 (integer) + 13 (fractional)}.

The Fast Fourier Transform, or FFT, is a computationally efficient algorithm used to transform time-domain data into the frequency domain. This transformation is instrumental in uncovering the underlying patterns and spectral information within the data. The significance of the FFT cannot be overstated, as it underpins numerous applications, from audio compression to seismic data analysis, and is pivotal in modern technologies like digital signal processing and telecommunications.

The primary objectives of this project include:

1. Implementing a 50-point FFT algorithm.
2. Combining radix-2 and radix-5 algorithms to optimize computational efficiency.
3. Ensuring that the computed FFT results conform to the specified precision format of [sign + 15 bits] {Sign + 2 (integer) + 13 (fractional)}.
4. ASIC Synthesis.
5. Testability analysis.

1.1 Referenced documents

- *R. Singleton, "An algorithm for computing the mixed radix fast Fourier transform," in IEEE Transactions on Audio and Electroacoustics, vol. 17, no. 2, pp. 93-103, June 1969.*
- *G. L. DeMuth, "Algorithms for defining mixed radix FFT flow graphs," in IEEE Transactions on Acoustics, Speech, and Signal Processing, vol. 37, no. 9, pp. 1349-1358, Sept. 1989,*
- *"Verilog HDL: A Guide to Digital Design and Synthesis" by Samir Palnitkar.*
- *The Fast Fourier Transform And Its Applications by E. Oran Brigham*

1.2 Design library name

UMC65

2. Function


The 50-point FFT serves as the key computational component, responsible for transforming time-domain data into the frequency domain. Its primary functions and importance can be summarized as follows:

1. Frequency Domain Analysis: The central function of the 50-point FFT is to provide insights into the frequency components of a discrete data sequence. By computing the FFT, we can extract information about the amplitudes and phases of sinusoidal components at various frequencies present in the input data.
2. Signal Decomposition: The 50-point FFT algorithm dissects the input data into its constituent sinusoidal components. This decomposition is particularly valuable in applications where understanding the spectral content of signals is crucial. For instance, in audio processing, it enables us to separate individual audio frequencies from complex sound waves.
3. Precision: The 50-point FFT, in this project, is designed to adhere to a specific precision format of [sign + 15 bits] {Sign + 2 (integer) + 13 (fractional)}. This precision is critical in ensuring the accuracy of the computed frequency domain information, particularly in applications where fine-grained spectral analysis is required.
4. Integration into Larger Framework: The 50-point FFT acts as a fundamental building block within this project. It is the bridge that connects the raw input data with the frequency domain analysis. Its precision and efficiency attributes make it suitable for real-world applications that demand accurate signal analysis.


2.1 Architecture

The architecture section offers a comprehensive view of the design and structure of the 50-point FFT (Fast Fourier Transform) implementation, incorporating a mix of radix-2 and radix-5 algorithms. Radix-2 and Radix-5: The architectural foundation of this project is the amalgamation of the radix-2 and radix-5 algorithms. Radix-2 is utilized for its computational efficiency when dealing with power-of-two-sized transforms. Radix-5 is selectively integrated to optimize the efficiency of the 50-point transform.

50 point FFT using radix-2 and radix-5



Butterfly Diagram for 50 point FFT using radix-2 and radix-5



2.2 Principle of DFT(Discrete Fourier Transform) and FFT

When a signal is discrete and periodic, we don't need the continuous Fourier transform. Instead we use the discrete Fourier transform, or DFT. Suppose our signal is a_n for $n = 0 \dots N - 1$, and $a_n = a_{n+jN}$ for all n and j . The discrete Fourier transform of a , also known as the spectrum of a , is:

$$A_k = \sum_{n=0}^{N-1} e^{-i\frac{2\pi}{N}kn} a_n$$

This is more commonly written:

$$A_k = \sum_{n=0}^{N-1} W_N^{kn} a_n \quad (1)$$

where

$$W_N = e^{-i\frac{2\pi}{N}}$$

and W_N^k for $k = 0 \dots N - 1$ are called the N th roots of unity. The FFT is a fast algorithm for computing the DFT. If we take the 2-point DFT and 4-point DFT and generalize them to 8-point, 16-point, ..., 2^r -point, we get the FFT algorithm. To compute the DFT of an N -point sequence using equation (1) would take $O(N^2)$ multiplies and adds. The FFT algorithm computes the DFT using $O(N \log N)$ multiplies and adds.

2.3 Detailed functional description

Functional Checklists and Description:

- **Input Data Handling:**

The 50-point FFT begins with the input data, a sequence of 50 discrete points in the time domain, typically represented as a one-dimensional array.

The input data may undergo pre-processing steps as needed, such as windowing functions to reduce spectral leakage.

- **Radix-2 and Radix-5 Algorithms:**

The architecture employs a combination of radix-2 and radix-5 algorithms, each with distinct roles:

Radix-2 Algorithm: Used for efficiently handling transforms of sizes that are powers of two, including intermediate stages of the 50-point FFT.

Radix-5 Algorithm: Selectively integrated to handle composite-sized FFTs, such as the 50-point FFT, optimizing computational efficiency.

- **Data Decomposition:**

Within the 50-point FFT, the input data is decomposed into its constituent frequency components. This decomposition is achieved through a recursive process of dividing the input data into smaller segments, allowing for efficient computation.

- **Twiddle Factor Computation:**

The FFT involves complex exponentials known as twiddle factors. These factors are pre-computed and stored for various stages of the FFT, reducing redundant calculations and enhancing performance.

- **Butterfly Operations:**

The core operation of the FFT is the butterfly operation. This operation combines pairs of data points, applying twiddle factors to calculate the complex spectral components. The butterfly operation is performed iteratively, merging data points in a "butterfly" pattern.

- **Output Generation:**

The output of the 50-point FFT consists of a frequency domain representation of the input data. It provides information about the amplitude and phase of sinusoidal components at different frequencies.

In the specified precision format of [sign + 15 bits] {Sign + 2 (integer) + 13 (fractional)}, the output values are stored as fixed-point numbers with 15 bits, comprising 2 integer bits and 13 fractional bits.

- **Complexity and Computational Efficiency:**

The choice of a mixed radix-2 and radix-5 approach allows for optimized computational efficiency. The radix-2 algorithm is leveraged for its simplicity and speed in handling power-of-two transforms, while radix-5 components are applied to efficiently manage composite-sized FFTs like the 50-point FFT.

- **Precision Maintenance:**

Throughout the computation, the architecture maintains the precision format of [sign + 15 bits] {Sign + 2 (integer) + 13 (fractional)}. This precision ensures that the computed results meet the specified accuracy requirements, making it suitable for applications where precise spectral analysis is crucial.

3. Design parameters

3.1 Performance Requirements: Clock Frequency 150MHz

3.2 Clock Distribution

N/A

3.3 Reset

N/A

3.4 Timing Description

N/A

4. Verification Strategy:-

4.1 Functional Verification:

Theoretical Analysis:

Conducted a thorough review of the underlying mathematical foundations of the radix-2 and radix-5 algorithms employed in the 50-point FFT. Confirmed the precision maintenance throughout the algorithm, ensuring that the output adheres to the specified [sign + 15 bits] {Sign + 2 (integer) + 13 (fractional)} format.

Simulation: Implemented a suite of test cases covering diverse input scenarios, including edge cases, to simulate the performance of the 50-point FFT.

Numerical Validation:

Employ numerical validation techniques to compare the output of the 50-point FFT against known results for specific test cases using online calculator.


<https://engineering.icalculator.com/discrete-fourier-transform-calculator.html>

4.2 Tools and Version

ModelSim, Vivado, Cadence.


4.3 Checking mechanisms

- **Testbench:** Developed a comprehensive testbench with test vectors that cover various input scenarios.
- **Timing Verification:** Static timing analysis to ensure that the design meets timing constraints and that all paths meet setup and hold time requirements.
- **Verilog Code:** Attached code and testbench with assignment.



4.4 ASIC Synthesis and verification

1. Design Entry: Utilized Verilog to describe the FFT algorithm for ASIC implementation.



```
Open FFT.v Save x
~/Physical_design_lab/work/PD_flow_test/FFT/rtl

re X 11,im X 11,re X 12,im X 12,re X 13,im X 13,re X 14,im X 14,re X 15,im X 15,re X 16,im X 16,re X 17,im X 17,re X 18,im X 18,re X 19,im X 19,re X 20,im X
re X 21,im X 21,re X 22,im X 22,re X 23,im X 23,re X 24,im X 24,re X 25,im X 25,re X 26,im X 26,re X 27,im X 27,re X 28,im X 28,re X 29,im X 29,re X 30,im X
re X 31,im X 31,re X 32,im X 32,re X 33,im X 33,re X 34,im X 34,re X 35,im X 35,re X 36,im X 36,re X 37,im X 37,re X 38,im X 38,re X 39,im X 39,re X 40,im X
re X 41,im X 41,re X 42,im X 42,re X 43,im X 43,re X 44,im X 44,re X 45,im X 45,re X 46,im X 46,re X 47,im X 47,re X 48,im X 48,re X 49,im X 49;

real
re X2_2_fractional,im X2_2_fractional,re X1_2_fractional,re X21_2_fractional,re X22_2_fractional,re X23_2_fractional,re X24_2_fractional,re X25_2_fractional,
im X22_2_fractional,im X23_2_fractional,im X24_2_fractional,im X25_2_fractional;

wire signed [16:0]
re X11_0,im X11_0,re X11_1,im X11_1,re X11_2,im X11_2,re X11_3,im X11_3,re X11_4,im X11_4,re X12_0,im X12_0,re X12_1,im X12_1,re X12_2,im X12_2,re X12_3,im X
im X12_4,re X13_0,im X13_0,re X13_1,im X13_1,re X13_2,im X13_2,re X13_3,im X13_3,re X13_4,im X13_4,re X14_0,im X14_0,re X14_1,im X14_1,re X14_2,im X14_2,re X
re X15_0,im X15_0,re X15_1,im X15_1,re X15_2,im X15_2,re X15_3,im X15_3,re X15_4,im X15_4,re X21_0,im X21_0,re X21_1,im X21_1,re X21_2,im X21_2,re X21_3,im X
re X22_0,im X22_0,re X22_1,im X22_1,re X22_2,im X22_2,re X22_3,im X22_3,re X22_4,im X22_4,re X23_0,im X23_0,re X23_1,im X23_1,re X23_2,im X23_2,re X23_3,im X
re X24_0,im X24_0,re X24_1,im X24_1,re X24_2,im X24_2,re X24_3,im X24_3,re X24_4,im X24_4,re X25_0,im X25_0,re X25_1,im X25_1,re X25_2,im X25_2,re X25_3,im X

wire signed [16:0]
re X1_0,im X1_0,re X1_1,im X1_1,re X1_2,im X1_2,re X1_3,im X1_3,re X1_4,im X1_4,re X1_5,im X1_5,re X1_6,im X1_6,re X1_7,im X1_7,re X1_8,im X1_8,re X1_9,im X1
im X1_10,im X1_10,im X1_11,im X1_11,re X1_12,im X1_12,re X1_13,im X1_13,re X1_14,im X1_14,re X1_15,im X1_15,re X1_16,im X1_16,re X1_17,im X1_17,re X1_18,im X1_18,re X
re X1_19,im X1_19,im X1_20,im X1_20,re X1_21,im X1_21,re X1_22,im X1_22,re X1_23,im X1_23,re X1_24,im X1_24,re X1_25,im X1_25,re X1_26,im X1_26,re X1_27,im X1_27,re X1_28,im X1_28,re X1_29,im X1_29,re X1_30,im X1_30,re X1_31,im X1_31,re X1_32,im X1_32,re X1_33,im X1_33,re X1_34,im X1_34,re X1_35,im X1_35,re X1_36,im X1_36,re X1_37,im X1_37,re X1_38,im X1_38,re X1_39,im X1_39,re X1_40,im X1_40,re X1_41,im X1_41,re X1_42,im X1_42,re X1_43,im X1_43,re X1_44,im X1_44,re X1_45,im X1_45,re X1_46,im X1_46,re X1_47,im X1_47,re X1_48,im X1_48,re X1_49,im X1_49;

////////////////////////////////////

fft radix5 FFT1
(clk,re x 0,re x 10,re x 20,re x 30,re x 40,im x 0,im x 10,im x 20,im x 30,im x 40,re X11_0,im X11_0,re X11_1,im X11_1,re X11_2,im X11_2,re X11_3,im X11_3,re
fft radix5 FFT2
(clk,re x 2,re x 12,re x 22,re x 32,re x 42,im x 2,im x 12,im x 22,im x 32,im x 42,re X12_0,im X12_0,re X12_1,im X12_1,re X12_2,im X12_2,re X12_3,im X12_3,re
fft radix5 FFT3
(clk,re x 4,re x 14,re x 24,re x 34,re x 44,im x 4,im x 14,im x 24,im x 34,im x 44,re X13_0,im X13_0,re X13_1,im X13_1,re X13_2,im X13_2,re X13_3,im X13_3,re
fft radix5 FFT4
(clk,re x 6,re x 16,re x 26,re x 36,re x 46,im x 6,im x 16,im x 26,im x 36,im x 46,re X14_0,im X14_0,re X14_1,im X14_1,re X14_2,im X14_2,re X14_3,im X14_3,re
fft radix5 FFT5
(clk,re x 8,re x 18,re x 28,re x 38,re x 48,im x 8,im x 18,im x 28,im x 38,im x 48,re X15_0,im X15_0,re X15_1,im X15_1,re X15_2,im X15_2,re X15_3,im X15_3,re
STAGE1
fft radix5 FFT6
(clk,re x 1,im X1_1,im X1_11,im X1_21,im X1_31,im X1_41,re X21_0,im X21_0,re X21_1,im X21_1,re X21_2,im X21_2,re X21_3,im X21_3,re
fft radix5 FFT7
(clk,re x 3,im X1_3,im X1_13,im X1_23,im X1_33,im X1_43,re X22_0,im X22_0,re X22_1,im X22_1,re X22_2,im X22_2,re X22_3,im X22_3,re
fft radix5 FFT8
(clk,re x 5,im X1_5,im X1_15,im X1_25,im X1_35,im X1_45,re X23_0,im X23_0,re X23_1,im X23_1,re X23_2,im X23_2,re X23_3,im X23_3,re
fft radix5 FFT9
(clk,re x 7,im X1_7,im X1_17,im X1_27,im X1_37,im X1_47,re X24_0,im X24_0,re X24_1,im X24_1,re X24_2,im X24_2,re X24_3,im X24_3,re
fft radix5 FFT10
(clk,re x 9,im X1_9,im X1_19,im X1_29,im X1_39,im X1_49,re X25_0,im X25_0,re X25_1,im X25_1,re X25_2,im X25_2,re X25_3,im X25_3,re

always@ (re_X21_2)
begin
re_X21_2_fractional = (re_X21_2*(2.0**12));
end

always@ (re_X22_2)
begin
re_X22_2_fractional = (re_X22_2*(2.0**12));
end

Verilog Tab Width: 8 Ln 1, Col 8 INS
```

Verilog file for FFT

2. RTL Synthesis: Employed the genus tool for Register-Transfer Level (RTL) synthesis to convert verilog code into a gate-level netlist.


```
Open [icon] FFT.tcl [icon] Save [icon] x
~/Physical_design_lab/work/PD_flow_test/FFT/synthesis

set search_path "/afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs"
set attribute lib_search_path "/afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs"
set attribute hdl_search_path "/afs/iitd.ac.in/user/v/vs/vst229504/Physical_design_lab/work/PD_flow_test/FFT/rtl"
set attribute library "uk65lscllmvbbrr_100c25_tc_ccs.lib"

read_hdl FFT.v
elaborate
check_design -unresolved
read_sdc "/afs/iitd.ac.in/user/v/vs/vst229504/Physical_design_lab/work/PD_flow_test/FFT/constraints/FFT.sdc"

set attribute syn_generic_effort high
set attribute syn_map_effort high
set attribute syn_opt_effort high


syn_generic
syn_map
syn_opt

report_timing > reports/report_timing.rpt
report_power > reports/report_power.rpt
report_area > reports/report_area.rpt
report_qor > reports/report_qor.rpt



write_hdl > /afs/iitd.ac.in/user/v/vs/vst229504/Physical_design_lab/work/PD_flow_test/FFT/typical/synth_mod6.v
write_sdc > /afs/iitd.ac.in/user/v/vs/vst229504/Physical_design_lab/work/PD_flow_test/FFT/typical/synth_mod6.sdc

Loading file 'afs/iitd.ac.in/user/v/vs/vst229504/Physical_design_lab/work/PD_flow_test/FFT/typical/synth_mod6.v'
Tcl Tab Width: 8 Ln 6, Col 13 INS
```



4. Netlist Output: Obtained a finalized gate-level netlist as the output, ready for subsequent stages of the ASIC design flow.





5. Physical Design: Executed physical design steps, including placement and routing, considering the UMC65 technology constraints to optimize chip area and performance for the FFT project.



Ring generation



Stripe generation



Routing

```
Terminal
File Edit View Search Terminal Help
12185 | 160901 | -8.91 | 8164 | 8164 | -0.20 | 0 | 0 | 0 | 0
| -15.69 | 0 | 0 | 68.58 | 0 | 0 | 0 | 0
18 | 715 | -0.01 | 0 | 0 | 0.00 | 0 | 0 | 0 | 0
| -11.34 | 3497 | 255 | 5105 | 69.87 | 0:03:10 | 4191.0M | 0 | 0 | 0
| 0 | 0 | 0.00 | 0 | 0 | 0.00 | 0 | 0 | 0 | 0
| -11.34 | 16 | 0 | 2 | 69.87 | 0:00:02.0 | 4191.0M | 0 | 0 | 0

*** Begin NDR-Layer Usage Statistics ****
Ndr or Layer constraints added by optimization
*** End NDR-Layer Usage Statistics ****


** Finish DRV Fixing (cpu=0:03:18 real=0:03:18 mem=4191.0M) ***

Ind: GigaOpt DRV Optimization
GigaOpt DRV: restore maxLocalDensity to 0.98
*optDesign ... cpu = 0:06:34, real = 0:06:34, mem = 4030.3M, totSessionCpu=1:19:44 **
begin: GigaOpt Global Optimization
info: use new DP (enabled)
info: 1 clock net excluded from IPO operation.
info: 1 clock net excluded
info: 2 special nets excluded.
info: 204 no-driver nets excluded.
* GigaOpt Global Opt WNS Slack -11.338 TNS Slack -24038.280

WNS | TNS | Density | Real | Mem | Worst View | Pathgroup | End Point
-11.338 | -24038.280 | 69.87% | 0:00:01.0 | 4185.1M | worst_case | default | FFT9_re_X11_4_reg[16]/D
-10.833 | -22084.068 | 70.67% | 0:05:40.0 | 4695.3M | worst_case | default | FFT9_re_X11_4_reg[16]/D
-10.696 | -21712.562 | 71.23% | 0:04:53.0 | 4724.6M | worst_case | default | FFT2_re_X11_3_reg[16]/D
-10.696 | -21712.562 | 71.23% | 0:00:35.0 | 4840.4M | worst_case | default | FFT2_re_X11_3_reg[16]/D
-7.869 | -16770.154 | 72.40% | 0:15:06.0 | 4840.4M | worst_case | default | FFT9_re_X11_1_reg[16]/D
-7.760 | -16360.741 | 72.69% | 0:09:15.0 | 4856.4M | worst_case | default | FFT9_re_X11_1_reg[16]/D

st229504@hertz:~/Physical_design_lab/work/PD_flow_test/FFT$
st229504@hertz:~/Physical_design_lab/work/PD_flow_test/FFT$
```

```
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -7.074 TNS Slack -14969.750 Density 75.50
+-----+-----+-----+-----+-----+-----+
| Density | Commits | WNS | TNS | Real | Mem |
+-----+-----+-----+-----+-----+
| 75.50% | 0 | -7.074 | -14969.750 | 0:00:00.0 | 4149.8M |
| 75.41% | 1811 | -7.074 | -14960.168 | 0:02:00.0 | 4206.9M |
| 75.40% | 187 | -7.074 | -14958.690 | 0:00:10.0 | 4206.9M |
| 75.40% | 41 | -7.074 | -14958.690 | 0:00:03.0 | 4206.9M |
| 75.40% | 10 | -7.074 | -14958.690 | 0:00:02.0 | 4206.9M |
| 75.40% | 3 | -7.074 | -14958.690 | 0:00:01.0 | 4206.9M |
| 75.40% | 0 | -7.074 | -14958.690 | 0:00:02.0 | 4206.9M |
| 75.35% | 255 | -7.074 | -14959.993 | 0:00:29.0 | 4206.9M |
| 74.50% | 23103 | -7.072 | -14973.378 | 0:03:08.0 | 4206.9M |
| 74.49% | 133 | -7.072 | -14973.215 | 0:00:06.0 | 4206.9M |
| 74.49% | 6 | -7.072 | -14973.215 | 0:00:02.0 | 4206.9M |
| 74.49% | 1 | -7.072 | -14973.215 | 0:00:01.0 | 4206.9M |
| 74.49% | 0 | -7.072 | -14973.215 | 0:00:01.0 | 4206.9M |
| 74.49% | 0 | -7.072 | -14973.215 | 0:00:02.0 | 4206.9M |
+-----+-----+-----+-----+-----+
Reclaim Optimization End WNS Slack -7.072 TNS Slack -14973.215 Density 74.4
**** Begin NDR-Layer Usage Statistics ****
Layer 5 has 25 constrained nets
Layer 7 has 6 constrained nets
```



During placement of design command

6. Results

6.1 Area

6.2 DRC rule Violations

6.3 Timing(Clock Tree Synthesis (CTS):

5.Testbench(Attached with assignment)

5.1 Input Generation: An FFT module (FT) is instantiated with the declared input and output signals. The module has a set of reg and wire declarations, representing real and imaginary parts of input (re_x_i and im_x_i) and output (re_X_i and im_X_i) data. The code calculates fractional parts (_fractional) of the real and imaginary inputs.

5.2 Fractional Part Calculation: Calculates the fractional part for both input and output real and imaginary parts.



5.3 Precision Testing: For each re_x_i, we convert the value to a fractional representation (re_x_i_fractional) with higher precision. This is achieved by scaling down the original value (re_x_i) through multiplication by 2.0×10^{-13} . In binary terms, this operation is equivalent to right-shifting the binary representation of the original value by 13 bits, effectively dividing it by 2^{13} .

5.4 Clock and Clock Generation: A clock (clk) is declared, and a clock generation process is defined to toggle the clock every 5 time units. Toggles the clock signal every 5 time units.

5.5 Simulation and Results:

```
re_X_b_39: 0000010011101010, im_X_b_39: 0000011111001000, re_X_f_39: 7.678223, im_X_f_39: 12.158203
re_X_b_40: 0000000000111000, im_X_b_40: 1111110010101010, re_X_f_40: 0.341797, im_X_f_40: -2.575684
re_X_b_41: 0000001111000000, im_X_b_41: 0000001100110010, re_X_f_41: 5.859375, im_X_f_41: 4.992676
re_X_b_42: 0000001111010110, im_X_b_42: 1111100010011000, re_X_f_42: 5.993652, im_X_f_42: -5.786133
re_X_b_43: 1111110011111110, im_X_b_43: 1111110000111000, re_X_f_43: -4.699707, im_X_f_43: -2.954102
re_X_b_44: 1111110001111000, im_X_b_44: 0000000110101110, re_X_f_44: -5.517578, im_X_f_44: 2.624512
re_X_b_45: 0000001111111100, im_X_b_45: 1111111010010101, re_X_f_45: 6.225586, im_X_f_45: -1.110840
re_X_b_46: 1111101010001110, im_X_b_46: 0000001010111010, re_X_f_46: -8.508301, im_X_f_46: 4.260254
re_X_b_47: 0000001010110100, im_X_b_47: 0000010100100010, re_X_f_47: 4.223633, im_X_f_47: 8.020020
re_X_b_48: 0000000101011110, im_X_b_48: 0000001100000110, re_X_f_48: 2.136230, im_X_f_48: 5.505371
re_X_b_49: 0000011000010110, im_X_b_49: 1111100011010101, re_X_f_49: 9.509277, im_X_f_49: -5.603027
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:23 . Memory (MB): peak = 1201.648 ; gain = 0.000
```

Output displayed in console



Graphical output of testbench

5. Tests Specification

1: Basic Functionality: This test is designed to verify the fundamental functionality of your FFT implementation. It typically involves providing known input signals to the FFT algorithm and checking if the output matches the expected results.

- Sample results from 50 point FFT simulations and comparison**

Input (x[n])	Simulation Results([X[n])	Online calculator results
0.7656	2.978+0j	2.975+0j
0.703	9.509+5.603j	9.513+5.612j
0.813	2.136-5.505j	2.136-551j
1.0313	4.223-8.020j	4.227-8.023j
0.1025	-8.508-4.26j	-8.516-4.257j
1.875	6.225+1.110j	6.23+1.112j
1.5	-5.517-2.624j	-5.538-2.627j
2.0	-4.699+2.954	-4.697+2.962j
-3.996	6.013 + 5.79j	6 + 5.8j
1	5.859 -4.992j	5.869 -4.991j
0.017	0.342+2.575j	0.337 + 2.571j
0.047	7.678-12.175j	7.681 – 12.179j
0.508	-19.226 -2.404j	-19.248 – 2.411j

```
re_X_b_0: 0000000111101000, im_X_b_0: 0000000000000000, re_X_f_0: 2.978516, im_X_f_0: 0.000000
re_X_b_1: 0000011000010110, im_X_b_1: 0000001110010110, re_X_f_1: 9.509277, im_X_f_1: 5.603027
re_X_b_2: 0000000101011110, im_X_b_2: 1111110001111010, re_X_f_2: 2.136230, im_X_f_2: -5.505371
re_X_b_3: 0000001010110100, im_X_b_3: 1111101011011110, re_X_f_3: 4.223633, im_X_f_3: -8.020020
re_X_b_4: 1111101010001110, im_X_b_4: 1111101010001110, re_X_f_4: -8.508301, im_X_f_4: -4.260254
re_X_b_5: 0000001111111100, im_X_b_5: 0000000010110110, re_X_f_5: 6.225586, im_X_f_5: 1.110840
re_X_b_6: 1111110001111000, im_X_b_6: 1111111001010010, re_X_f_6: -5.517578, im_X_f_6: -2.624512
re_X_b_7: 1111110011111110, im_X_b_7: 0000000111100100, re_X_f_7: -4.699707, im_X_f_7: 2.954102
re_X_b_9: 0000001111000000, im_X_b_9: 1111110011001110, re_X_f_9: 5.859375, im_X_f_9: -4.992676
re_X_b_10: 0000000000111000, im_X_b_10: 0000000110100110, re_X_f_10: 0.341797, im_X_f_10: 2.575684
re_X_b_11: 0000010011101010, im_X_b_11: 1111100000111000, re_X_f_11: 7.678223, im_X_f_11: -12.158203
re_X_b_12: 1111001110110010, im_X_b_12: 1111111001110110, re_X_f_12: -19.226074, im_X_f_12: -2.404785
re_X_b_13: 0000010001110010, im_X_b_13: 0000010000011010, re_X_f_13: 6.945801, im_X_f_13: 6.408691
re_X_b_14: 1111110100011010, im_X_b_14: 0000000010100000, re_X_f_14: -4.528809, im_X_f_14: 0.976562
re_X_b_15: 0000010001101000, im_X_b_15: 0000001000011010, re_X_f_15: 6.884766, im_X_f_15: 3.283691
re_X_b_16: 1111110111011100, im_X_b_16: 1111111111001010, re_X_f_16: -3.344727, im_X_f_16: -0.329590
re_X_b_17: 0000011001011010, im_X_b_17: 0000000111100000, re_X_f_17: 9.924316, im_X_f_17: 2.929688
re_X_b_18: 1111111111001010, im_X_b_18: 1111011010011100, re_X_f_18: -0.329590, im_X_f_18: -14.672852
re_X_b_19: 1111100100001000, im_X_b_19: 0000001101001110, re_X_f_19: -10.888672, im_X_f_19: 5.163574
re_X_b_20: 0000000100101100, im_X_b_20: 0000011110100110, re_X_f_20: 1.831055, im_X_f_20: 11.950684
re_X_b_21: 0000011001001010, im_X_b_21: 1111110101001010, re_X_f_21: 9.826660, im_X_f_21: -4.235840
re_X_b_22: 0000000000011000, im_X_b_22: 1111111111100110, re_X_f_22: 0.292969, im_X_f_22: -0.305176
re_X_b_23: 0000010100111110, im_X_b_23: 1111101000110010, re_X_f_23: 8.190918, im_X_f_23: -9.069824
re_X_b_24: 1111100101111010, im_X_b_24: 1111111100000110, re_X_f_24: -10.192871, im_X_f_24: -1.477051
re_X_b_25: 1111111011001100, im_X_b_25: 0000000000000000, re_X_f_25: -1.879883, im_X_f_25: 0.000000
```

```

re_x_b_26: 111110010111010, im_x_b_26: 0000000011110010, re_x_f_26: -10.192871, im_x_f_26: 1.477051
re_x_b_27: 0000010010111110, im_x_b_27: 0000010111001110, re_x_f_27: 8.190918, im_x_f_27: 9.069824
re_x_b_28: 0000000000110000, im_x_b_28: 0000000000110010, re_x_f_28: 0.292969, im_x_f_28: 0.305176
re_x_b_29: 0000011001001010, im_x_b_29: 0000001010110110, re_x_f_29: 9.826660, im_x_f_29: 4.235840
re_x_b_30: 0000000100101100, im_x_b_30: 1111100001011010, re_x_f_30: 1.831055, im_x_f_30: -11.950684
re_x_b_31: 1111100100001000, im_x_b_31: 1111100101100100, re_x_f_31: -10.888672, im_x_f_31: -5.163574
re_x_b_32: 111111111001010, im_x_b_32: 0000100101100100, re_x_f_32: -0.329590, im_x_f_32: 14.672852
re_x_b_33: 000001100101010, im_x_b_33: 1111110001000000, re_x_f_33: 9.924316, im_x_f_33: -2.929688
re_x_b_34: 111110111011100, im_x_b_34: 0000000000110110, re_x_f_34: -3.344727, im_x_f_34: 0.329590
re_x_b_35: 0000010001101000, im_x_b_35: 111110111100110, re_x_f_35: 6.884766, im_x_f_35: -3.283691
re_x_b_36: 111110100011010, im_x_b_36: 1111111011000000, re_x_f_36: -4.528809, im_x_f_36: -0.976562
re_x_b_37: 0000010001110010, im_x_b_37: 1111101111100110, re_x_f_37: 6.945801, im_x_f_37: -6.408691
re_x_b_38: 111100110110010, im_x_b_38: 0000000110001010, re_x_f_38: -19.226074, im_x_f_38: 2.404785
re_x_b_39: 000001001101010, im_x_b_39: 0000011111001000, re_x_f_39: 7.678223, im_x_f_39: 12.158203
re_x_b_40: 000000000111000, im_x_b_40: 111111001011010, re_x_f_40: 0.341797, im_x_f_40: -2.575684
re_x_b_41: 0000001111000000, im_x_b_41: 0000001100110010, re_x_f_41: 5.859375, im_x_f_41: 4.992676
re_x_b_42: 0000001111010110, im_x_b_42: 111110001001100, re_x_f_42: 5.993652, im_x_f_42: -5.786133
re_x_b_43: 111110011111110, im_x_b_43: 1111111000011100, re_x_f_43: -4.699707, im_x_f_43: -2.954102
re_x_b_44: 111111000111000, im_x_b_44: 0000000110101110, re_x_f_44: -5.517578, im_x_f_44: 2.624512
re_x_b_45: 000000111111100, im_x_b_45: 111111101001010, re_x_f_45: 6.225586, im_x_f_45: -1.110840
re_x_b_46: 1111101010001110, im_x_b_46: 0000001010111010, re_x_f_46: -8.508301, im_x_f_46: 4.260254
re_x_b_47: 000000101011010, im_x_b_47: 0000010100100010, re_x_f_47: 4.223633, im_x_f_47: 8.020020
re_x_b_48: 0000000101011110, im_x_b_48: 0000001110000110, re_x_f_48: 2.136230, im_x_f_48: 5.505371
re_x_b_49: 0000011000010110, im_x_b_49: 111110001101010, re_x_f_49: 9.509277, im_x_f_49: -5.603027

```

Output displayed in console

FFT_VED - [C:/Users/muve/Desktop/as1/FFT_VED/FFT_VED.xpr] - Vivado 2022.2

File Edit Flow Tools Reports Window Layout View Run Help Quick Access

Flow Navigator SIMULATION - Behavioral Simulation - Functional - sim_1 - testbench

PROJECT MANAGER

- Settings
- Add Sources
- Language Templates
- IP Catalog
- IP INTEGRATOR
- Create Block Design
- Open Block Design
- Generate Block Design
- SIMULATION
- Run Simulation
- RTL ANALYSIS
- Open Elaborated Design
- SYNTHESIS
- Run Synthesis
- Open Synthesized Design
- IMPLEMENTATION
- Run Implementation
- Open Implemented Design

Scope Sources

Name	Design	Block T...
test	testbench	Verilog M
fft	fft	Verilog M
glib	glib	Verilog M

Objects Protocol Instance

Name	Value	Data
re_x_0[15:0]	1880	Array
im_x_0[15:0]	0000	Array
re_x_1[15:0]	1680	Array
im_x_1[15:0]	0000	Array
re_x_2[15:0]	1a00	Array
im_x_2[15:0]	0000	Array
re_x_3[15:0]	2100	Array
im_x_3[15:0]	0000	Array
re_x_4[15:0]	0348	Array
im_x_4[15:0]	0000	Array
re_x_5[15:0]	3c00	Array

Tcd Console

```

re_x_b_16: 111110110111010, im_x_b_16: 111111111001010, re_x_f_16: -3.344727, im_x_f_16: -0.329590
re_x_b_17: 000001001011010, im_x_b_17: 000000011100000, re_x_f_17: 9.924316, im_x_f_17: 2.929688
re_x_b_18: 111111111001010, im_x_b_18: 1111011010011100, re_x_f_18: -0.329590, im_x_f_18: -14.672852
re_x_b_19: 1111100100001000, im_x_b_19: 000000101010110, re_x_f_19: -10.888672, im_x_f_19: 5.163574
re_x_b_20: 0000000100101100, im_x_b_20: 000001110100110, re_x_f_20: 1.831055, im_x_f_20: 11.950684
re_x_b_21: 0000011001001010, im_x_b_21: 111110101010010, re_x_f_21: 9.826660, im_x_f_21: -4.235840
re_x_b_22: 0000000000110000, im_x_b_22: 111111111001110, re_x_f_22: 0.292969, im_x_f_22: -0.305176
re_x_b_23: 0000010100111110, im_x_b_23: 1111101000110010, re_x_f_23: 8.190918, im_x_f_23: -9.069824
re_x_b_24: 111110010111010, im_x_b_24: 1111111000011100, re_x_f_24: -10.192871, im_x_f_24: -1.477051
re_x_b_25: 111111101100100, im_x_b_25: 0000000000000000, re_x_f_25: -1.879803, im_x_f_25: 0.000000
re_x_b_26: 111110010111010, im_x_b_26: 0000000011110010, re_x_f_26: -10.192871, im_x_f_26: 1.477051
re_x_b_27: 0000010100111110, im_x_b_27: 0000010111001110, re_x_f_27: 8.190918, im_x_f_27: 9.069824

```

Sr.No	a_i	Result
1	0.766	2.975 + 0j
2	0.703	9.513 + 5.612j
3	0.813	2.136 - 5.51j
4	1.031	4.227 - 8.023j
5	0.103	-8.516 - 4.257j
6	1.875	6.23 + 1.112j
7	1.5	-5.538 - 2.627j
8	2	-4.697 + 2.962j
9	-3.996	6 + 5.8j
10	1	5.869 - 4.991j
11	0.017	0.337 + 2.571j
12	0.047	7.681 - 12.179j
13	0.508	-19.248 - 2.411j
14	-2.968	6.967 + 6.419j
15	0.078	-4.543 + 0.976j
16	0.258	6.901 + 3.291j
17	-3.484	-3.348 - 0.33j
18	0.504	9.919 + 2.933j
19	1.032	-0.337 - 14.682j
20	1.191	-10.894 + 5.167j
21	2	1.827 + 11.967j
22	-4	9.828 - 4.231j
23	0	0.296 - 0.307j
24	1.035	8.19 - 9.084j
25	0.063	-10.203 - 1.472j
26	-3.937	-1.887 + 0j
27	0.035	-10.203 + 1.472j
28	0.063	8.19 + 9.084j
29	0.016	0.296 + 0.307j
30	0.125	9.828 + 4.231j
31	0.257	1.827 - 11.967j
32	1.125	-10.894 - 5.167j
33	0.14	-0.337 + 14.682j
34	0.129	9.919 - 2.933j
35	0.023	-3.348 + 0.33j
36	0.035	6.901 - 3.291j
37	0.031	-4.543 - 0.976j
38	0.375	6.967 - 6.419j
39	0.219	-19.248 + 2.411j
40	1.125	7.681 + 12.179j
41	0.129	0.337 - 2.571j
42	0.266	5.869 + 4.991j
43	0.125	6 - 5.8j

44	0.25	-4.697 - 2.962j
45	0.125	-5.538 + 2.627j
46	0.063	6.23 - 1.112j
47	0.031	-8.516 + 4.257j
48	0.133	4.227 + 8.023j
49	0.016	2.136 + 5.51j
50	0.004	9.513 - 5.612j


Output from Online Calculator

2: Precision Handling: Throughout the computation, it maintains the precision format of [sign + 15 bits] {Sign + 2 (integer) + 13 (fractional)} and scaled by using this $(re_x_i * (2.0^{*-13}))$ {i is 0 to 49}.

3: Cross-Validation with Reference: The outputs match within acceptable tolerances with online FFT calculator.


Discrete Fourier Transform Calculator

Enter series values, separated by commas, into the discrete fourier transform calculator to calculate the related values for each series figure entered.

 Discrete Fourier Transform Calculator

Enter series values

0.765625,0.703125,
0.812500,1.031250,0.102539,1.
875000,1.500000,2.000000,-3.9
96094,1,0.016602,0.046875,0.5
07812,-2.967773,0.078125,0.25

 Discrete Fourier Transform Calculator Results

Sr.No	a_i	Result
1	0.766	$2.975 + 0j$
2	0.703	$9.513 + 5.612j$
3	0.813	$2.136 - 5.51j$
4	1.031	$4.227 - 8.023j$

7. Physical Hierarchy

7.1 Floorplanning

- Aspect Ratio=1
- Core utilization=0.7
- Core to die boundary =>
 - core to left =4.5
 - core to right =4.5
 - core to top =4.5
 - core to bottom =4.5

7.2 Layout Strategy

Core Margins all with width =4.5 from boundary

Ring Configuration Top Layer ME(8) width=0.4 spacing=0.985

Bottom Layer ME(8) width=0.4 spacing=0.985

Left Layer ME(7) width=0.4 spacing=0.985

Right Layer ME(7) width=0.4 spacing=0.985

Stripes Layer -ME6(6) with Vertical Direction

Width=0.4 spacing =0.4

set to set distance =2.5

SRoute → Top Layer ME8(8) to Bottom Layer ME1(1)

10. Issues known at submission date

Server getting killed multiple times while doing placement of design so unable to do steps after that.