



K. J. Somaiya College of Engineering, Mumbai-77

Experiment / Assignment / Tutorial No. 6

Grade: AA / AB / BB / BC / CC / CD / DD

Signature of the Staff In-charge with date

Batch: D2 Roll No.: 16010122323 Experiment / assignment / tutorial No.: 6

Title: Shift Register

Objective: To implement the SISO, SIPO, PISO, PIPO shift register using D flip flop

Expected Outcome of Experiment:

CO2: Use different minimization technique and solve combinational circuits, synchronous & asynchronous sequential circuits.

Books/ Journals/ Websites referred:

- VLab Link: <http://vlabs.iitkgp.ernet.in/dec/#>
- R. P. Jain, "Modern Digital Electronics", Tata McGraw Hill
- M. Morris Mano, "Digital Logic & computer Design", PHI
- A.P. Godse, D.A. Godse, "Digital Logic Design"

Pre Lab/ Prior Concepts:

A register is capable of shifting its binary information in one or both directions is known as shift register. The logical configuration of shift register consist of a D-Flip flop cascaded with output of one flip flop connected to input of next flip flop. All flip flops receive common clock pulses

K. J. Somaiya College of Engineering, Mumbai-77

which causes the shift in the output of the flip flop. The simplest possible shift register is one that uses only flip flop. The output of a given flip flop is connected to the input of next flip flop of the register. Each clock pulse shifts the content of register one bit position to right.


The basic types of shift registers are

- Serial In - Serial Out
- Serial In - Parallel Out
- Parallel In - Serial Out
- Parallel In - Parallel Out
- Bidirectional shift registers.

Implementation Details:

Logic Diagram

Serial in Serial Out



Truth table


K. J. Somaiya College of Engineering, Mumbai-77

truth table :

clk	Q_3	Q_2	Q_1	Q_0
Initially	0	0	0	0
1 st falling edge	1	0	0	0
2 nd falling edge	1	1	0	0
3 rd falling edge	1	1	1	0
4 th falling edge	1	1	1	1

K. J. Somaiya College of Engineering, Mumbai-77

Serial In - Parallel Out




Truth table

K. J. Somaiya College of Engineering, Mumbai-77

Truth table :

clk pulse	Q_A	Q_B	Q_C	Q_D
0	0	0	0	0
1	1	0	0	0
2	0	1	0	0
3	1	0	1	0
4	1	1	0	1

Parallel In Serial Out




K. J. Somaiya College of Engineering, Mumbai-77

Truth table


clk pulse :	S_A	S_B	S_C	S_D (data o/p)
0	0	0	0	0
1	1	1	0	1
2	0	1	1	0
3	0	0	1	1
4	0	0	0	1

Parallel In Parallel Out



Truth table

K. J. Somaiya College of Engineering, Mumbai-77



Conclusion: In this experiment, we learned to implement the SISO, SIPO, PISO, PIPO shift register using D flip-flop

Post Lab Descriptive Questions

1. What is a universal shift register? Which MSI TTL IC is used as a Universal Shift Register? Attach its pin diagram and Truth table from the data sheet.

Ans) A universal shift register is a digital circuit that can perform both parallel and serial data transfer operations. It allows data to be shifted either left or right (serially) and can also load data in parallel. This versatility makes it a valuable component in digital systems where data needs to be shifted or transferred in different ways.

One of the commonly used MSI (Medium Scale Integration) TTL (Transistor-Transistor Logic) ICs that can be used as a universal shift register is the 74194. The 74194 is a 4-bit

K. J. Somaiya College of Engineering, Mumbai-77

universal shift register with parallel load capabilities. It has four data inputs (D0, D1, D2, and D3), which can be used to load data in parallel. It also has control inputs for shifting left, shifting right, parallel loading, and clearing the register.

S0 and S1: These control inputs determine the shift operation. The following combinations are possible:

S0 = 0, S1 = 0: Parallel load (PL) mode.

S0 = 0, S1 = 1: Shift right (SR) mode.


S0 = 1, S1 = 0: Shift left (SL) mode.

S0 = 1, S1 = 1: Clear (CLR) mode.

CP: Clock input for clocking the data through the register.

MR (Master Reset): Resets the register when active.

QA, QB, QC, QD: These are the four outputs of the shift register.



MODE SELECT — TRUTH TABLE

OPERATING MODE	INPUTS						OUTPUTS			
	MR	S1	S0	DSR	DSL	P _n	Q ₀	Q ₁	Q ₂	Q ₃
Reset	L	X	X	X	X	X	L	L	L	L
Hold	H	L	L	X	X	X	q ₀	q ₁	q ₂	q ₃
Shift Left	H	h	L	X	L	X	q ₁	q ₂	q ₃	L
	H	h	L	X	h	X	q ₁	q ₂	q ₃	H
Shift Right	H	L	h	L	X	X	L	q ₀	q ₁	q ₂
	H	L	h	h	X	X	H	q ₀	q ₁	q ₂
Parallel Load	H	h	h	X	X	P _n	P ₀	P ₁	P ₂	P ₃

2. Prepare a truth table for 3 bit SISO left shift with data(- - -) along with clock pulse
Ans)

K. J. Somaiya College of Engineering, Mumbai-77

generate lower-frequency clock signals for different parts of a digital system or for timing purposes.

Another application of ring counters is in creating sequence generators for controlling the operation of digital systems, such as controlling the lighting patterns in LED displays, generating control signals for state machines, or implementing various timing sequences in microcontrollers.

Keep in mind that the choice of the shift register's configuration (e.g., number of stages) will determine the specific counting sequence and division factor, so it can be tailored to suit the requirements of the application.

4. How many clock pulses are required to enter a byte of data serially into an 8-bit shift register?

Ans) To serially enter a byte of data into an 8-bit shift register, you would need one clock pulse per bit. Since there are 8 bits in a byte, you would require 8 clock pulses to completely load the byte of data into the 8-bit shift register.