

(A Constituent College of Somaiya Vidyavihar University) **Department of Computer Engineering**



Course Name:	Digital Design Laboratory	Semester:	III
Date of Performance:	/	Batch No:	D2
Faculty Name:		Roll No:	1601012232 3
Faculty Sign & Date:		Grade/Marks:	/25

Experiment No: 1

Title: Study of Basic Gates and Universal Gates

Aim and Objective of the Experiment:
Understand Basic Logic Gates and Universal Gates
COs to be achieved:
CO1: Recall basic gates & logic families and binary, octal & hexadecimal calculations and conversions.
Tools used:
Trainer kits

Theory:

Logic gates are electronic circuits that perform logical operations on one or more input signals to produce an output signal based on a set of logical rules. Logic gates can be classified into the following categories:

- 1. Basic Gates:
 - a. AND Gate: The AND gate produces a high output (1) only when all of its inputs are high (1).
 - b. OR Gate: The OR gate produces a high output (1) if any of its inputs is high (1).
 - c. NOT Gate (Inverter): The NOT gate produces the logical complement of its input. It takes a single input and produces the opposite value as the output.
- 2. Derived Gates:
 - a. NAND Gate: The NAND gate is a combination of an AND gate followed by a NOT gate. It produces the inverse of the AND gate's output. It outputs a low (0) only when all of its inputs are high (1).
 - b. NOR Gate: The NOR gate is a combination of an OR gate followed by a NOT gate. It produces the inverse of the OR gate's output. It outputs a high (1) only when all of its inputs are low (0).
 - c. XOR Gate (Exclusive OR): The XOR gate produces a high output (1) when the number of high inputs is odd. It outputs a low (0) when the number of high inputs is even.
 - d. XNOR Gate (Exclusive NOR): The XNOR gate produces a high output (1) when the number of high inputs is even. It outputs a low (0) when the number of high inputs is odd.

Semester: III

3. Universal Gates:

Academic Year: 2023-24
Roll No:



(A Constituent College of Somaiya Vidyavihar University)

Department of Computer Engineering




NAND and NOR gates are considered universal gates because any logic function can be implemented using only NAND gates or only NOR gates. This means that with a sufficient number of NAND or NOR gates, you can create circuits that can perform any logical operation.


Implementation Details

1. AND Gate: Y =

Symbol.



Pin Diagram



Truth Table:

Input		Output
0	0	0
0	1	0
1	0	0
1	1	1

2. OR Gate: Y =

Symbol




Semester: III Academic Year: 2023-24



(A Constituent College of Somaiya Vidyavihar University) **Department of Computer Engineering**



Pin Diagram




Truth Table:


Inp	ut	Output
0	0	0
0	1	1
1	0	1
1	1	1

3. NOT Gate: Y =

Symbol



Pin Diagram



Truth Table:

Digital Design Laboratory

Academic Year: 2023-24

Semester: III



(A Constituent College of Somaiya Vidyavihar University) **Department of Computer Engineering**


Semester: III




Input	Output
Α	Y
0	1
1	0

4. NAND Gate: Y =

Symbol



Pin Diagram



Truth Table:

Input		Output
Α	В	Y= \(\overline{A.B} \)
0	0	1
0	1	1
1	0	1
1	1	0

5. NOR Gate: Y =

Symbol



Digital Design Laboratory


Academic Year: 2023-24



(A Constituent College of Somaiya Vidyavihar University) **Department of Computer Engineering**



Pin Diagram




Truth Table:

Input		Output
Α	В	A+B
0	0	1
0	1	0
1	0	0
1	1	0

6. XOR Gate: Y =

Symbol



Pin Diagram



Truth Table:

EX-OR (X-OR) Gate Truth Table

Inputs		Output
А	В	X = A ⊕ B
0	o	О
0	1	1
1	0	1
1	1	0

Semester: III Academic Year: 2023-24




(A Constituent College of Somaiya Vidyavihar University) **Department of Computer Engineering**




7. XNOR Gate: Y =

Symbol



Pin Diagram




Truth Table:

Α	В	A XNOR B
0	0	1
0	1	0
1	0	0
1	1	1

Implementation Using NAND Gate

NOT GATE



Semester: III Academic Year: 2023-24




(A Constituent College of Somaiya Vidyavihar University) **Department of Computer Engineering**


Semester: III



AND GATE




OR GATE




Implementation Using NOR Gate

NOT GATE



AND GATE




Digital Design Laboratory

Academic Year: 2023-24



(A Constituent College of Somaiya Vidyavihar University) **Department of Computer Engineering**







Post Lab Subjective/Objective type Questions:

- 1. Implement the Boolean function using NAND gates and NOR gates F=A'B + AB'
- 2. Implement using combination of gates F = ABC + AB'C + ABC'

Ans 1:






Semester: III Academic Year: 2023-24



(A Constituent College of Somaiya Vidyavihar University) **Department of Computer Engineering**



Ans 2:



Conclusion:

Therefore, we have applied the logic of various logic gates using their respective ICs. We understood the logic behind the truth tables of the gates.

We also learnt how to implement the logic gates using two fundamental gates- NAND and NOR.

Semester: III

Signature of faculty in-charge with Date:

Academic Year: 2023-24
Roll No:____