$$I = I_s \left(e^{\sqrt{V_T}} - L \right)$$

$$I = I_s \left(e^{\sqrt{\eta V_r}} - I \right)$$

1 -> Due to charge generation and recombination at space charge region.

$$\frac{1}{1} = I_s e^{\sqrt{\eta V_T}}$$

$$\frac{1}{1 = I_s} = I_s = I_s$$

under feed bias: ct flows following

This ct is mainly due to diffusion.

Diffusion current does not obey Ohm's Law

Undur Reverse Bias:

As the applied new bias is large or higher than $V_T = 0.026V$ e is negligible.

than
$$V_T = 0.026V$$
 e is negative. and $I = -I_S$ \Rightarrow Reverse saturation current. and it is const. (at a given temp)

Ge and Si have cut in voltages of 0.3v and 0.7v. below which there is no current. Cut in voltage or threshold voltage.

$$V_{T} = 0.7 \text{ Si}$$
 $V_{T} = 0.3 \text{ Ge}$

Beyond the cut in voltage, the current reses rapidly (emponentially).

There is a delay in Si on account of $\eta=2$, diffusion rate is low. At high voltages η becomes 1.

The nev. saturation at Is doubles every 10 c rise in temp.

For same temp rise Ge develops a much larger increase in reverse et than si.

Is is in the order of 1-2 \mu A.

```
Si Vs Ge
```

: Higher PIV

Higher current rating

wider temp ranges

operating temp 200°C PIV - 1000 V operating temp 100°C PIV- 400V

V+ for Si 0.7 @ V

VT for Ge 0.3 V.

Increased value of VT in Si is due to the factor

At very low coverent 1 plays imp role.


Once the curve starts vertical rise n drops to 1.

Ge - Higher brea applications

Lower frey application.

Diode Resistance

DC Resistance




$$R_{dc} = \frac{V_D}{I_D} = \frac{0.8}{20 \text{ mA}}$$
$$= 40.92$$

Reverse
$$R_{dc} = \frac{-10 \text{ V}}{-2 \mu A}$$

$$= 5 M \Omega$$

$$R_{dc}$$
 (ideal) = 0
$$R_{dc}$$
 (rev) = $\frac{-10}{0}$ = ∞


AC Resistance (Dynamic Resistance)



$$Rac = \frac{\Delta V_d}{\Delta I_d}$$

$$I = I_o \left(e^{V/\eta V_T} - 1 \right)$$

$$g = \frac{dI}{dV} = \frac{I_o e}{\eta V_T}$$



Diode characterístics

Dynamic/Ac resistance.

A st. line drawn tangent to the curve through the a point, A particular change in voltage and current can be used to define voltage and current can be used to define ac resistance or dynamic resistance.

An effort should be made to keep the change in voltage and coverent as small as possible. in voltage and coverent to either side of a point.

- · Steeper the slope -> less the value of avd for the same change in a Id and the less the resistance
 - · Ac restance en the vertical-rese region of the characteristic es quite emall, characteristic es much higher at usfile ac resistance es much higher at levels.

Lower the a point (smaller et or voltage), the higher the ac resistance.

$$T = I_{o} \left(e^{\sqrt{\eta E_{T}}} \right)$$


$$= \frac{1}{26} \text{ mV}$$

$$g = \frac{dI}{dV} = \frac{(I + I_0)}{\eta E_T}$$
or $r_{ac} = \frac{\eta E_T}{I + I_0}$

• For a reverse bias greater than a few tenths of a volt $\frac{V}{\eta ET} > 1$ g, small, rac is very high $\int MSL$ $g = \frac{I + I_0}{\eta ET}$


• For forward bias greater than a few tenth of a volt $I\gg I_0$ i.e. g is high $g=\frac{1}{1ET}$ $g=\frac{1}{1ET}$ $g=\frac{26}{1ET}$ $g=\frac{26}{1ET}$


For a ct of 1 mA, forward f = 26.5and for I = 26 mA f = 1.2 $4 \times 10^5 : 1$ for Ge $1 \times 10^6 : 1$ for Se



Si diode does not reach whe conduction state untill by reaches 0.7 V. with a find bias.


A ballety VT specifies that voltage across donce must be greater than VT before conduction through the derice in the direction dictated through the derice is established. by ideal diode is established.






$$r_{av} = \frac{\Delta V_d}{\Delta I_d} = \frac{10 - 0}{0.8 \times 0.7}$$

$$= \frac{0.8 - 0.7}{(10 - 0) \text{ mA}} = 10.52$$




Diode Equivalent ckts

1



2



ID

Rnetwork > You

(3)

ideal diode


0 V_D ->

Rnetwork >> Far

Enetwork >> VT.

Diode as a Switch

Reverse recovery time



In two bias Large no. of electrons from nove in move to p' and a large no. of holes move to n'. The electrons in p and holes tragressing in n' establish a large minority carvier ct.

If applied voltage is reversed, diode will change from the conduction state to non conduction state.

However due to presence of large number of minority caviers in each material (porn), the diode at will simply reverse as shown (-VR/RL) and stay at this level for the period of time To (storage time) required for minority caviers to return to their majority-cavier state, in opposite material.


Diode will remain en the short cht state with a current Irenerse determined by the network parameters.

Eventually, after Ts, ct will reduce to a level associated with non conduction state.

The second time: to (transition time).


Reverse recovery time $T_{rr} = T_S + T_t$ It is emp considerations in high frequency application / high speed switch application.

Most commercially available switching diodes have Tro in the range of few nano sec have Tro with a few hundred pico sec to 1 usec. Tro with a few hundred pico sec is also available.



$$V_R = 5 - 0.7 = 4.3 \text{ V}$$

$$I_R = \frac{4.3}{2} = 2.15 \text{ mA}$$



doubles en magnitude for every 10°C increase

Variation of Diode characteristic with temp.

- · As temp increases the forward voltage doop Vy reduces but the saturation of level increases.
- · Is ~ 100 2 /LA at 25°C for Ge 100 pA = 0.1 mA at 100°C

Typical values of Is for Si are much lowers than that of Ge for similar power and current levels.

· Even at high temp, Is for Si diodes do not réach the some level of Gre.

Diode Specification

- 1. Forward voltage VF (at a specified et and lemp).
- 2. Max forward et IF (Specific temp)
- 3. Max revorse saturation of IR (at specific voltage and lemp)
- 4. PIV or PRV
- 5. Maximum power dissipiation level at a particular lemp.
 - 6. Capacitance level.
- 7. Reverse recovery time
- 8. Operating lemp range.

Pomax = VDID

VD: voltage at a particular

ID: Diode ct.

Diode Capacitance

Transition and Diffusion Corpacitance


Electronic Devices are sensitive to high frequencies.

 $X_{c} = \frac{1}{2\pi fc}$ is very large when f is small.

(open ckt).

At high frequency, f is high Xc low In p-n semiconductor diode, two capacitive effects are considered.

In neverse-bias region we have transition or depletion - region capacitance (CT) while en forward-bias region we have diffusion (CD) Capacitance.



CT or CD

T= RC

Capacitance of a parcallel plate carpacitors C = EA, E permittivity of dielectric

In the revorse bias region, there is a depletion region (free of covoiers) which behaves essentially like an insultator/dielectric.

Depletion width (d) increases with increase in neverse bias, so transition Capacitance

Capacitance (G) depends on applied reverse

In Fwd bias: Capacitance effect directly dependent on the rate at which charge is injected into regions outside the depletion.

Increased levels of ct -> increased levels

Increased ct. level reduces associated resistance, remeting time const <u>T=RC</u> does not become excessive. T is imp in high speed application.