
DC Biasing - BJT

- · BJT to amplify i/p Ac signal
- · Improved output AC power level to
 the result of a transfer of energy from the
 applied dc supplies.
- The dc level of operation of a transistor is controlled by a number of factors, including the range of possible operating points on the device characteristics.
- · Biasing: Application of dc voltages to establish a fixed level of current and voltage.

For transistor amplifiers, the resulting dc convent and voltage establish an operating convent on the characteristics which detend point on the characteristics which detend the segion that will be employed for amplification of the applied signal.

Operating point is a fixed point on the characteristics, it is also called the quiescent point or a point.



various operating points with in limits of operation of a transistor.

- · The biasing Ckt can be designed to set the device operation at any of these points the device operation at any of these points (A, B, C, D) or others within the active region.
- Note the maximum rating Icmax:

 a horizontal line drawn at Icmox

 A vertical line at max collector to Emitter voltage

 VCE max. The max power constraint is defined

 by the curve Pcmax

- . At the lower end of the scales are the cut off region, defined by $I_B \le 0 \mu A$ and saturation region defined by $V_{CE} \le V_{CE}$ sat
- · It no bias were used, the defice would initially be completely OFF, resulting in a Q point at A.
- · At B', it signal is applied to the ckt, the derice will vary convent and voltage from derice will vary convent and voltage from operating point for both positive and negetive excursions of the i/p signal.
- · Point e' would allow some positive and negetive variation of the output signal, but negetive variation of the output signal, but peak to peak value would be limited by broximily of VCE = 0 V, Ic = 0 mA.

 by proximily of VCE = 0 V, Ic = 0 mA.

 Operating at c also raises concern about nonlinearity introduced by the fact that nonlinearity introduced by the fact that spacing between Is curve is changing rapidly.

 Spacing between Is curve is changing rapidly.

- · Point D sets the device operating point near the maximum voltage and power level.
- · Point B is a region of more linear spacing and therefore more linears operation.


Thus point B' seems the best operating point enterms of linear gain and largest voltage and current swing possible.

This is usually the desired condition for small - segnal amplifier.


Having selected the operating point and biased the BJT at a desired operating be taken point, the temporature must also be taken into account.

Jemp causes for and ICEO to change. Highers temps result in increased leakage of in the derice, thereby changing the operating in the derice, thereby changing N/W. Condition set by the biasing N/W.


- · Network design must also provide a degree of temparature stability so that temparature changes result in minimum changes in the operating point.
 - · Maintainance of the operating point can be specified by a stability factor S.
- · FOR BJT to be biased in its linear or active operatoring region
 - 1. The base emiller for must be forward biased with a resulting forward-bias voltage of about 0.6 to 0.7 V
 - 2. The base collector fir must be reverse-biased
- (A) Linear region operation
 - (4) Base emitter ju forward biased
 - (2). Base collector in reverse biased
- B) Cut off region operation Base emitter fir reverse biased
- C. Saturation region operation Base-emitter fir forward biased Base-collector fir forward biased.



DC Analysis
replace the Capacitor by open <u>Ckt</u>.



D.C Equivalent Ckt.




Forward Bias of Base-Emitter

-Vec + TBRB + VBE = 0

Base emitter Loop

#7



Collector Emitter Loop

$$-V_{CC} + I_{C}R_{C} + V_{CE} = 0$$

$$08 V_{CE} = V_{CC} - I_{C}R_{C}$$

VCE = VC - VE

Vc: voltage of collector w.r.t ground. VE: voltage of Emiller w.r.t ground

Here VE = 0

VBE = VB - VE = VB (present case)

EX:
$$R_{B=240k}\Omega$$

$$|C|$$

$$|O\mu F|$$

$$|B| = 50$$

(a)
$$I_{BQ} = \frac{V_{CC} - V_{BE}}{R_B} = \frac{12 - 0.7}{240} = 47.08 \mu A$$

$$I_{CQ} = \beta I_{BQ} = 50.(47.08 \mu A)$$

= 2.35 mA

(b)
$$V_{CEQ} = V_{CC} - I_{CR_C}$$

= $12 - (2.35 \times 2.2)$
= 6.83 V

(c)
$$V_{B} = V_{BE} = 0.7V$$

 $V_{C} = V_{CE} = 6.83V$

(d)
$$VBC = VB - Vc = 0.7 - 6.83V$$


$$= \frac{6.13V}{-VE segn indicates that the fires revorsed biased.}$$


transistor Saturation

Saturation region is usually avoided because the base collector in is no longer reverse biased and output amplified signal will be distorted.


The collector to emiller voltage (VCE) is at or below VCE sat.

Thus we can deliration the saturation awwent for fixed beas configuration.






Effect of increasing levels of Re on load line and a point



Effect of variation of Vcc on Load line

If Rc is fixed and Vcc is varied the Load line shifts as shown above.

If the base of IBQ is fixed, the a point is shifted as shown in the



Vcc = 20V Vcc = 10 or. Rc = 20 = 2K52

$$IB = \frac{Vac - VBE}{RB}$$
 or $RB = \frac{20 - 0.7}{25 \mu A} = 772 k JL$

Bias stabilization

In any amplifier employing a transistor the collector current Ic is sensitive to the following barameters

- (i) <u>Change in B</u>

 As IB is fixed, variation in B shifts Ic

 As IB is fixed, variation in B shifts Ic

 as Ic = BIB, operating point is shifted.

 Ac signal may be shifted / swing to sorturation

 or cut off
- (ii) change in temp

 Ic = B IB + ICBO (B+1)

 (a) B varies with temp doubling from 25°C

 to 100°C
 - (b) VBE changes due to temp [VBE] decreases about 7.5 mV per °C increase in temp.
 - (c) Ico or Ico doubles every 10°C increase

 / vir temp -> may cause Intermal rumaway

In Si Ico ≈ nA, while in Ge, Ico ≈ mA
In Ge, thermal runaway is a problem.

Stability Factor Analysis

Ica = Ica (ICBO, VBE, B,)

Ica dependo on ICBO, VBE, B etc.

These variables may undurgo change

dIca = $\frac{\partial I_{CBO}}{\partial I_{CBO}}$ dIcBO + $\frac{\partial I_{CO}}{\partial V_{BE}}$ dVBE + $\frac{\partial I_{CO}}{\partial \beta}$ dp+...

SI = DICA
DEBO B, VBE

Sv = 1 Ica AVBE

SB = SICO

It the changes in the independent variables over small, then $SI = \frac{\partial I_{CRO}}{\partial I_{CRO}}$

SV= DICO, SB= DICO
DR

and DIa = dIca, DIcBO = dIcBO DB = DB

Therefore DICQ ~ SIDEBO + SVAVBE + SBAB+...

$$S_{I} = \frac{\Delta I_{c}}{\Delta I_{co}}$$

Ico = IcBo

$$\frac{\partial I_c}{\partial I_c} = \beta \frac{\partial I_B}{\partial I_c} + (\beta + 1) \frac{\partial I_{co}}{\partial I_{c}}$$

$$\alpha. 1 = \beta \frac{\partial I_{B}}{\partial I_{E}} + \frac{(\beta+1)}{S_{I}}$$

$$\alpha$$
, $S_{I} = \frac{\beta+1}{\left[1-\beta\frac{\partial I}{\partial I_{c}}\right]}$

IB is independent

$$I_{b} = 50$$
, $S_{I} = 51$

25 és un satisfactory

$$\frac{\text{In GB}}{\text{In GB}} = \frac{\text{IE}}{\text{Ic}} = \frac{\text{Ic}}{\text{Ic}} = \frac{\text{Ic}}{\text{Ic}} + \frac{\text{Ico}}{\text{Ico}}$$

$$S_{I} = \frac{\partial I_{co}}{\partial I_{co}} = 1$$