

Computer Organization and Architecture

Architecture

Organization

- * Refers to attributes of the system, visible to the programmer have direct impact on the logical execution of the program
- * Refers to operations units that are interconnected by which that achieves the architectural specification.
- * High-level concepts
- * Low level concept / logical units
- * How the functionality is implemented
- * What the system do / functionality "what"
- * Realization of abstract model
- * Defines the system abstract modeled
- * Instruction type, Addressing modes, datatypes
- * Circuits like Adders, subtractors, Registers etc.

Basic Components of a Computer

Functional units of a computer

3 basic components of a computer

1. Central processing unit (CPU) - processor
2. Memory
3. Input / output

1. Central processing unit

* Control Unit (CU)

* It is referred as interpreter because it generates control signals needed for interpreting the instructions

* Set of registers

logical unit (ALU)

* Arithmetic and all Arithmetic operations

like -, +, *, /

It performs all logical operations like

AND, OR, NOT

Memory :- Memory is a location where

data or programs are stored.

Input/Output :-

It accepts the input from user,


converts it to machine understandable

Output module:- It displays the result

or output.

monitors, printer

CPU



Input

Output

Block diagram of a computer

Von Neumann Architecture

Non Neumann Architecture

* Almost all computer designs are based on concepts that are developed by

Non neumann such designs are referred

to as Von-neumann architecture

* Concept


There are mainly 3 concepts to design

1. Memory :- Data or instructions are stored in a single read-write memory

2. Memory content :- Content of memory is addressable by locations irrespective of type of data instructions.

3. Execution :- Execution will be done in a sequential manner unless it is changed by jumps or goto.

Hardware & Software approach



Software

Hardware

Approach

Execution

Memory

Control

Unit

ALU

Control

Unit

Output

Input

Memory

Control

Unit

ALU

Control

Unit

Output

Computer function (or) Interconnection of components

The data has to be exchanged between the component in order to execute an instruction. Memory, CPU, I/O are interconnected.

Memory & CPU can exchange

CPU & I/O the data has to be exchanged.

* Data has to be exchanged between memory & CPU to execute an instruction.

With the help of 2 registers data has to be transformed. Those are

1. Memory Address register (MAR)

2. Memory Buffer register (MBR)

Memory Address register (MAR):-

MAR specifies in memory for next read/write operation.

Memory Buffer Register (MBR):-

MBR refers to the content that is read from memory to be written into memory.

2 registers

1. I/O Address register :— (IOAR)

2. I/O Buffer register : (IOBR)

1. I/O Address register :—

It specifies the address of I/O modules, to interact with the CPU

2. I/O Buffer register :—

It specifies the content from the I/O module or content to the I/O module

Program Counter (PC):—

It holds the address of next instruction to be fetched from memory

Instruction Register (IR):—

It holds the instruction code that

was read from memory.


Accumulator (AC):—

It holds the data temporarily or


it is the result after the completion of process.

Top-level view of Basic computer components

Top level view of Basic computer components



Instruction execution (or) Instruction cycle



- * Basic function of a computer - execution of a program
- (a) Program - Set of Instructions



* Processing of a single instruction at a time

- b) Called as instruction cycle.

Steps:-

1. Fetching (Reading) - The instruction from memory (Fetch cycle)

2. Executes the instruction (Execute cycle)




Example
Memory

300	1940
301	5941
302	2941

300 PC

1940 AC



OPCODE | Address | Operand

1. 0001 - load AC from memory
2. 0010 - store AC to memory
3. 0101 - add AC to memory

Step-1

memory

300	1940
301	5941
302	2941

300 PC

1940 IR

300 1940

301 5941

302 2941

Step-2 memory

300	1940
301	5941
302	2941
303	

940	0003
941	0002

Step-3 memory

300	1940
301	5941
302	2941

940	0003
941	0002

Step-4 memory

300	1940
301	5941
302	2941

301	PC
0003	AC
5941	IR

940	0003
941	0002

Step-5 memory

300	1940
301	5941
302	2941

301	PC
0003	AC
5941	IR

940	0003
941	0002

301	PC
0003	AC
2941	IR

301	PC
0003	AC
1940	IR

301	PC
0003	AC
2941	IR

301	PC
0003	AC
2941	IR

301	PC
0003	AC
2941	IR

301	PC
0003	AC
2941	IR

301	PC
0003	AC
2941	IR

301	PC
0003	AC
2941	IR

301	PC
0003	AC
2941	IR

301	PC
0003	AC
2941	IR

301	PC
0003	AC
2941	IR

301	PC
0003	AC
2941	IR

301	PC
0003	AC
2941	IR

301	PC
0003	AC
2941	IR

301	PC
0003	AC
2941	IR

301	PC
0003	AC
2941	IR

301	PC
0003	AC
2941	IR

301	PC
0003	AC
2941	IR

301	PC
0003	AC
2941	IR

301	PC
0003	AC
2941	IR

301	PC
0003	AC
2941	IR

301	PC
0003	AC
2941	IR

301	PC
0003	AC
2941	IR

301	PC

</tbl_struct

3. The control that initiates the sequence of micro operations.

Register transfer language:- It is a symbolic notation used to describe a sequence of micro operations.

The micro operations transfers among the registers.

Transfer of contents from R_1 to R_2 is represented as $R_2 \leftarrow R_1$

Register :- It is a collection of flipflops used to store data or information.

A register is designated by letters followed by numerals MAR, MBR, PC, R₁, R₂.

A register is represented by rectangle followed by comma (,)

box

Register bit of number from 0 (right most bit) to 15 (left most bit)

Ex:- $\boxed{R_1}$, \boxed{PC} , $\boxed{PCL} 0 \rightarrow 15$

$\begin{cases} CP = 1 & \text{then } R_2 \leftarrow R_1 \\ \downarrow \text{control function} & \end{cases}$

Control function is a boolean variable that is equal to one zero, and which controls the micro operation.

$P: R_2 \leftarrow R_1$

Symbol	Description	Example
letter followed by numbers	Denotes the Register	MAR, PC, R ₁ , R ₂
Parathesis ()	Denotes part of a register	PC(L), PC(H)
Arrow	Denotes transfer of information	$R_2 \leftarrow R_1$
comma (,)	It is used to separate two micro operations	$MAR \leftarrow PC$

Instruction Set Architecture (ISA)

Instruction:- It is a considered as a word of machine's language.

Convey what operation has to do.

Opcode	Address	Address	Add of	Add of
1	Op ₁	Op ₂	Destination	Working
2	2	2	2	2 → byte

Typically

Explicitly

1. It is lengthy.
2. More memory width.
3. more execution time.

Implicitly

By using stack, pointers we can reduce to implicitity.

Explicitly Specifying the instruction

- By Explicitly specifying the instructions,
1. We have long instruction.
 2. More memory spaces.
 3. More execution time.

The size of an instruction can be reduced, by implicitly specifying the instruction.

Ex:- PC, AC, etc.

Instruction Set Architecture :-

It is a structure of a computer which machine language programmer should understand to write a correct program to that machine.

* An ISA defines the operations the processor performs the data transfer mechanism see how to transfer data different control mechanism & it is an essential contact between software & Hardware.

* ISA is important not only for programmer but also for designer who design to implement the processor.

ISA - visible for programmer

* Register (Store the data)

* Addressing modes (how to access the data)

* Instruction format (how to specify instruction)

* Exceptional conditions

* Instruction set (subset operation)

Classifications of ISA's

Based on means of storage

1. Single Accumulate Architecture → All of them have same address space.
2. Stack Architecture
3. General purpose register

Single Accumulator Architecture

Operands stored in the accumulator

one register architecture

Stack Operande on the top of the stack

Architecture stack

General purpose register :-

Operands are in specified register or in memory

Evolution of ISA's :-

Single Accumulator

(1953, IBM 700 series)

Stack

(1960-1970's)

HP-3000,

Borland)

General purpose
Registers

(1987-1992)

IBM RS 6000....)

<u>Architecture</u>	<u>Source operands</u>	<u>Destination</u>
1. Stack	Two top elements of the stack	Top
2. Single Accumulator	Accumulator (or) Memory	Accumulator
3. General purpose Register	Registers (or) Memory	Registers or memory

* Consider $C = a + b$ & perform operation.

$$C = a + b$$

Stack

push a
push b
add
POPC

Single Accumulator

load a
Add b : $AC \leftarrow \{AC\} + M[5]$
store c

General purpose register

load R1 a
Add R1 b
store ~~AC~~ R1

Instruction code

Program - Set of instruction

Instruction code - Processor's language code group

of bits that will specify sequence of microoperations that are to be executed by a processor.

① Instruction code :- Divided into 2 fields

Opcode	Address
--------	---------

1. Opcode field

2. Address field


Opcode - Operation code

* An instruction code is a group of bits that specify the sequence of micro operations

opcode field:- It stands for operation code. Opcode specifies what operations the processor is supposed to do.

Ex:- add, sub, mul, shift, compare.

Address field:- Address field of an instruction code where the operation for the processor



Direct — Address opcode value

Indirect — Address

The address field of an instruction code can have operand value or address.

If the instruction have operand value then we call that instruction as immediate instruction. If we have the address then the address can be direct or indirect address.



Direct addressing mode:- If the address field of the instruction code have the effective address of the operand then it is called direct addressing mode.

Indirect addressing mode:- If the address field of an instruction code have some address where the effective address of an operand is present it is called as indirect addressing mode.

* The 15th bit of the instruction code is designated for this purpose and it is represented by I.

* If $I=0$ then it is direct addressing.
If $I=1$ then it is indirect addressing.

memory




Direct

Indirect


* Instruction types :- 3 types.

1. Memory - Reference - Instruction
2. Register - Reference Instruction
3. I/O instruction


Memory Reference Instruction



2. Register Reference Instruction



3. I/O Instruction



* The type of the instruction is decided by the opcode bits (12-14). If the opcode bits are not equals to 111 then the instruction is memory reference instruction. If the opcode bits are equal to 111 then the instruction can be register reference or I/O.

* The distinction between register reference and I/O is based upon the 15th bit. If the 15th bit = 0 Register reference. If the 15th bit = 1 then it is I/O.

Hex code

Instruction

J=0 J=1

AND

0xxx

8xxx

AND

Accumulation of memory

ADD

1xxx

9xxx

ADD operation of AC of memory content

LDA

2xxx

Axxx

Load AC from memory

STA

3xxx

Bxxx

store from AC to memory

BUN

4xxx

Cxxx

Branch unconditionally

BSA

5xxx

Dxxx

Branch & save the writer address

ISZ

6xxx

Exxx

increment & zero(0)

BUN = Branch unconditionally

Register Reference Instruction

Instruction

codes

Description

CLR

7800

clear Accumulator

CLE

7400

clear Enable

CMA

7200

compliment Accumulator

CME

7100

compliment Enable

CIR

7080

circular accumulator

enable to right

Instructor	codics	Description
CIL	F040	circulate AC & enable to left
INC	F020	Increment AC
SPA	F010	skip instruction if AC is +ve
SRA	F008	skip instruction AC is -ve
SZA	F004	skip instruction of AC = 0
SZE	F002	skip enable if = 0
HLT	F001	Halt the instruction

I/O Instructions

INT	F800	Input a character to the accumulator
OOT	F400	Output a character from the accumulator
SKI	F200	skip input flag
SKO	F100	skip on output flag
ION	F080	Interrupt ON
IOF	F040	Interrupt OFF

Instruction Format

Mode	opcode	Address
*	*	*

- Three - address instruction format
- Two - address instruction format
- One " "
- Zero "

Three address instruction format :-

$$x = (A+B) * (C+D) \quad \begin{matrix} 3 \text{ addresses} \\ \text{each} \rightarrow \text{memory, reg} \end{matrix}$$

ADD. $R_1 \leftarrow A + B ; R_1 \leftarrow M[A] + M[B]$

ADD. $R_2 \leftarrow C + D ; R_2 \leftarrow M[C] + M[D]$

MUL. $x \leftarrow R_1 \cdot R_2 ; M[x] \leftarrow R_1 \cdot R_2$

Advantage :- less program.

Disadvantage:- bit will be more

Two-address instruction format :-

Consists two addresses from that one is source and it also act as destination

$$x = (A+B) * (C+D)$$

MOV. $R_1 \leftarrow A ; R_1 \leftarrow M[A]$

ADD. $R_1 \leftarrow B ; R_1 \leftarrow R_1 + M[B]$

MOV. $R_2 \leftarrow C ; R_2 \leftarrow M[C]$

ADD. $R_2 \leftarrow D ; R_2 \leftarrow R_2 + M[D]$

MUL. $R_1 \leftarrow R_2 ; R_1 \leftarrow R_1 \cdot R_2$

MOV. $x \leftarrow R_1 ; M[x] \leftarrow R_1$

Adva :- Bit will be less

Disadv

- More program.

One-Address Instruction format

One address - Memory, register

Implicit Register - AC

$$X = (A+B) * (C+D)$$

LOAD A ; $AC \leftarrow M[A]$

ADD B ; $AC \leftarrow AC + M[B]$

STORE T ; $M[T] \leftarrow AC \quad \{T = A+B\}$

LOAD C ; $AC \leftarrow M[C]$

ADD D ; $AC \leftarrow AC + M[D]$

MUL T ; $AC \leftarrow AC * M[T]$

STORE X ; $M[X] \leftarrow AC$

Zero-Address Instruction format:

No. address field in the instruction

Stack organization uses this instruction format

For Push & pop operations we use single address

$$X = (A+B) * (C+D)$$

PUSH A ; $Top \leftarrow M[A]$

PUSH B ; $Top \leftarrow M[B]$

ADD

PUSH C ; $Top \leftarrow M[C]$

PUSH D ; $Top \leftarrow M[D]$

ADD

MUL

POP X ;

Addressing Modes

Types of addressing modes

1. Implied (or) Stack.

2. Immediate

3. Direct

4. Indirect

5. Register

6. Register Indirect

7. Displacement

8. Autoincrement or autodecrement

9. Relative

10. Indexed

11. Base Registers

An addressing mode specifies how to fetch an operand for an operation.

1. Immediate Addressing mode:

Instruction


Operand

If the address field of the instruction directly has the operand then it is immediate Addressing mode

2. Direct Addressing mode:

If the address field of the instruction has the effective address of the operand then it is called as direct Addressing mode


Instruction



Indirect


Addressing mode

If the address field of the instruction has some address where the effective address of the operand is present then it is called indirect addressing mode.




Register Addressing mode:


If the address field of the instruction has register address where the operand is present then it is register addressing mode.



Register Indirect addressing mode:-
If the address field of the instruction has some register address where the effective address of the operand is present then it is Register Indirect addressing mode.



Displacement addressing mode
Displacement is a combination of register indirect and direct addressing modes. In displacement addressing mode, the address field has 2 addresses among which one is implicit address. One is implicit address.



There are 3 common uses of displacement mode. They are
 1. Relative
 2. Base Register
 3. Indexed.

Content of

Relative Addressing mode: If the address field of an instruction is added with the program counter register content to get the effective address of the object then it is relative addressing mode.

* EA = field content address + PC content

Base Register addressing mode:- If the effective


EA = address field content + base Register content

Index Register addressing mode:-

EA = address field content + index register content

Implied or stack:- If the operand is implicitly provided for then it is implied addressing mode.

Implied addressing mode



All the register reference & zero address instructions are implied.

Autoincrement (or) Autodecrement

Autoincrement (or) Autodecrement is similar to register indirect except that the register content is autoincremented or autodecremented.

after (before) the instruction is executed.

Addressing mode Advantage

1. Immediate

2. Direct

3. Indirect

4. Register

5. Register Indirect

6. Displacement

7. Implied (or) stack

8.

Disadvantage

1. Limited operand magnitude

2. Limited address space

3. Multiple memory reference

4. Limited address space

5. More reference of memory

6. Complexity

7. limited Applicability

Address Memory

PC	200	MODE	LOAD - AC
201		ADDRESS = 500	
202		Next instruction	
R1	400		
XR	100		
AC			
39		450	
400		400	
500		300	
600		200	
700		100	
800		225	
		300	

Addressing mode	Effective address	Opcode unity
1. Direct	500	800
2. Indirect	800	300
4 Register	<u>10</u>	400
3. Immediate	201	500
5. Register Indirect	400	700
6. Displacement Relative	$500 + 200$ $= 700$	325
7. Index	$500 + 100$ $= 600$	900
8. Auto increment	400	700
9. Auto decrement	399	450