8085 - Microproce ingly dispid Lieras Property pointer Program Counter 3 Decrementer Incrementer Centrol Z. 200 3 0 I 0 Note 10 Segueter rul lorges to cod 10/0 protesses in lang pmg Internal dolo bein TEL YEAR PST5-5 PST4-5 Control TNTE JUTE Accumula Tall and the ties have

Register - It stores who data temporarly Accumulator is 91 perform of operations of NLU and stores the final result ADDE WEAR GHB-S NO Final remail in A) be necumulated a register Temp reg: Temporary ga presult store cheyyadoriki
use Chertham:

The Bre bib court cheyyali
ante AB sexult come sto

The bib court cheyyali
ante AB sexult come sto

The bib court cheyyali
ante AB sexult come sto

The bib court cheyyali
ante AB sexult come sto

The bib court cheyyali
ante AB sexult come sto

The bib court cheyyali
ante AB sexult come sto

The bib court cheyyali
ante AB sexult come sto

The bib court cheyyali
ante AB sexult come sto

The bib court cheyyali
ante AB sexult come sto

The bib court cheyyali
ante AB sexult come sto

The bib court cheyyali
ante AB sexult come sto

The bib court cheyyali
ante AB sexult come sto

The bib court cheyyali
ante AB sexult come sto

The bib court cheyyali
ante AB sexult come sto

The bib court cheyyali
ante AB sexult come sto

The bib court cheyyali
ante AB sexult come sto

The bib court cheyyali
ante AB sexult come sto

The bib court cheyyali
ante AB sexult come sto

The bib court cheyyali
ante AB sexult come sto

The bib court cheyyali
ante AB sexult come sto

The bib court cheyyali
ante AB sexult come sto

The bib court cheyyali
ante AB sexult come sto

The bib court cheyyali
ante AB sexult come sto

The bib court cheyyali
ante AB sexult come sto

The bib court cheyyali
ante AB sexult come sto

The bib court cheyyali
ante AB sexult come sto

The bib court cheyyali
ante AB sexult come sto

The bib court cheyyali
ante AB sexult come sto

The bib court cheyyali
ante AB sexult come sto

The bib court cheyyali
ante AB sexult come sto

The bib court cheyyali
ante AB sexult come sto

The bib court cheyyali
ante AB sexult come sto

The bib court cheyyali
ante AB sexult come sto

The bib court cheyyali
ante AB sexult come sto

The bib court cheyyali
ante AB sexult come sto

The bib court cheyyali
ante AB sexult come sto

The bib court cheyyali
ante AB sexult come sto

The bib court cheyyali
ante AB sexult come sto

The bib court cheyyali
ante AB sexult come sto

The bib court cheyyali
ante AB sexult come sto

The bib court cheyyali
ante AB sexult come sto

The bib c arte A+B sexult the Alore Sign flag, Canony flag, Auxilary carry flag, panity flag, -) If Carry Come after 8 bit ADD then Carry flag is set =1 otherwise order [Cansy (as)]

- parity for error checking (correction [party] Even party flag = Rel 1 [even murber of 13] 4 bt tarvatha Carry Varthe Aurilary Carry [Nibble 4] [Auxiliary] Casey voethe set = 1 otherwise React = 0 Result of operation zero ayothe zero flag andthi let Sign flag of it is the meant of operation is the theoret. Instruction Register : Receive impute from Internal data bis Instruction decoder : one type of code Convert into acution Hexadecimal code from JuRegister Correct into Bray a another type of code [S] and is] Register Mray -) w. 2 and non-programmable registe - B, C, D, E, H, E Longth the & Bill Grenory we we there Br, DE, HL Combine ga we Chatte 16 bit

Stack pointer addressing [16 bit] first in last out -> To Store the bulk of data we use stacks - 91 point out the Address of the stack gt is working of Stack pointer -) gt store the Address of next instruction to be executed -) It stores the after execution. [execution ki welled Buffer : Same as input, output will occur. 1 byte = 8 bite ADO- ADJ - Multiplexer Addrew bus A0-A2 A9-A15 Ly Data Atore avulundli Ais-Ae - Higher order bus Store address Lower byte higher byte -> 91 mainly Control all type of operation

-> Last pin Ground . Max volt 3.50-50 Cruttle accillator generates the frequency [18, 19 pin ] trequency of Smeya Hedger frequency - Reset (Reset in -) program struck assutunds [program antha erace on Mp Reset devices Reset Cheyyali Ante Active low: a withe Active Averlandhi [ which higher have Active low] RD -> Read Rignal -> To shead the data in data but Memory device kan Input device Active avval, ante RO = u - WR = wed for write the data [up + datates data transfer Cheyyadaniki] ALE: Acknow tack enable [ Lichip Size] differente the Address & Nota from Multiplexes
of ALE is 1 then Address . If ALE = 0 then data Io/M: Input/o devicer & Memory devicer connected to Up Jo M - 1 I/o operation one Status of operation Certher read or denotes anedly of agithe waiting Coperation perform dayyaday - Ready

-) other devices orequest the address that of Mp through the hold lignal Request and hold discourse through the hold lignal request and the thron number of the property of accept cheethe HLDA number of the property of the p Interrupt: To break the sequence of execution of mariprogram INTR - Interrupt Request, signal. INTA -> Interrupt Acknowledgement [Acceptance is throughtis]

Other had a signal Trap -> signal, High priority Serial I/o. Control (pulse) I paraller -> transfer all bit output anedri ment daniking Input ga vieltundhi

> bit by bit transfer. + SID IT receiving to but a day the temp, stolling the -1 son -1 transfer Talking Stock pointer

Microprocessor: Microprocessor is a multipurpose programming register base electronic device that reads the binary instruction from a storage device Called memory accepti binary data ar input and process data according to instruction and provides output

## Architecture of 8085 Up :

\* 8085 is an 8-bit up designed by intel in 1976 using NMOS technology.

It has the following features

- → 8-bit data bus.
- -> 16-bit address bus, which can address up to 64KB
- -) A 16-bit stack pointer
- -) Six 6 8-bit registers arranged in pairs BC, DE, HL
- -> Requires +5v supply to operate at 3.2MHz Single phase clock.

It is an 8-bit register used to perform arithmetic, Logical I/o & load/store operations It is connected to internal data bus & ALU

ALU (Avithmetic and Logic unit) As the name suggest, it performs arithmetic & logical operations like Addition, substraction AND, OR etc on 8-bit data.

Temporary Register is Register which holds the It is an 8-bit Register which holds the temporary data of Arithmetic and logical

Flag Registers (flip flops): It is as 8-bit but register having five 1-bit flip flops, which holds either o or I depending upon the result stored in the accumulator.

07 D6 D5 D4 D3 D2 D1 D0

5 7 X P CY S -> Sign flag Administration carry has some booking the + Carry flag ment and the state of Instruction register and decoder: It is an 8-bit register, when an instruction is formed from memory then it is stored in the Instruction Register Instruction decoder decoder the General purpose Registers: There are 6 general purpose Registers in 8085 Up ie B, C, D, E, H & L · Each can hold the 8-bit data. These registers can work in pair to hold 16-bit data and their pairing Combination is like B-C, D-E, H-L Stack pointer:

It is also a 16-bit degister works like stack which is always incremented | decremented by 2 during push & pop operation program Counter It is a 16-bit Register used to store the memory address location of the next instruction to be executed. Up increment the program counter whenever an instruction is being executed.

So that the program Counter points to the memory address of the next instruction that is going to be Increment / decrement Register:

The 8-bit content of a Register or a memory location can be incremented or decrement by 1

-> The 16-bit Register is used to include the Content of program Counter and stack pointer Register by 1

-) Increment or decrement can be performed on any Register or a memory location.

Address buffer and Address-data buffer :-The Content Stored in the stack pointer and program Counter is loaded into the address buffer and address data buffer to Communicate with CPU. The memory and I/o chip are Connected to these buses, the CPU Can exchange the desired data with the memory and I/o Chips.

Address Bus and data but:

Data bus Carries the data to be stored gt is bi-directional whereas address bus Carries the location to where it should be stored and it is unidirectional.

At is used to transfer the data & Address Flo

Interrupt Control : It Control the interrupts during a process. when a up is executing a main program and whenever an interrupt occurs, the up shift the Control from the main program to process the incoming request

After the request is completed the Control goes back to the main program. There are 5 interrupt signal in 8085 Up INTR, RST 7.5, RST 6.5, RST 5.5, Trap, INTA

Serial Input / output Control:

It Controls the serial data Communication by using these two instructions: SID (Serial Go data) and SOD (Serial Olp data)

Timing and Control unit : 9t provides timings and control signal to the Up to perform operations. Following are the timing and Control signals, which Control external and internal

- -) Control Signals: READY, RD, WR, ALE
- -> Statu signal : So, S, JolM
  - DMA Signal : HOLD, HLDA
  - RESET Signals:

RESET IN

RESET OUT

Bus Structure: Microprocessor performs mainly 4 operations (i) Memory Read Wil Memory write was a de ((n) To Read ) (iv) The write, Memory Read : Reads the data from the memory Memory Write: Writer the Idata into the memory I/o Read : Accept the data from input devices -> All otherse, operations are part of the Communication process between microprocessor and peripherals [Ilo devices memory] - To Communicate with peripheral or Memory the Up needs to perform the following steps address device identify church , transfer shertunds (ii) Transfer binary Information [data & Instructions]
(iii) provide timing or synchoronization Signals The up performs these functions using 3 sets of Communication lines called buses () Address bust sail bubilled and (ii) Data bus sous and arrive que sous situation (ti) Control bus lost as solizate school que An address bus is a group of 16 lines identified as Ao to Ais. Address bus to plant of The Address bus is unidirectional -) The microprocessor uses the address bus to identify peripheral or memory device. The Address bus is used to carry a 16 bit address.


- -> Number of address lines of Up determines its Capacity to identify different memory location.
- The 8085 Up with its 16 address lines is Capable of addressing 26 (65,536) (64KB) memory locations. The many salah sall words that the process

## Data But Fire and cable and religion property

- Data bus is group of 8 lines used for data flow.
- in both directions, between Mp and memory and peripheral devices.
- -> up uses the data bus to transfer the binary
- information.

  The 8 data lines enables the microprocessor to manupulate 8 bit data vianging from 0-0 to F-F [10-255]

- Control bus is Comprised of Various single lines that Cavry Synchronization Signali
- -> These are not group of lines like address or data buses but individual lines that provide a fulle to indicative up operation.
- -> Up generates specific Control signals for every operation it performs.
- This signals are used to identify a device type with which the Up integend to Communicate intends



op - code -fetch Hexadecimal code	0		1
Memory Read Memory devices	0	7	0
Memory Write	10/	W. Con a	
I/o Read	A de s		D
Ilo wnte	7,100	0	1
Interrupt Acknowledgement	m in L	3305	1

Addressing modes toka chake mode his Addressing

The Various ways of specifying operands for an instruction are called Addressing model.

- The Various addressing moder that are define in a given instruction set and define how machine Language instruction in that architecture identify the operands of each instruction.
- any micro-processor instruction source and destination operandi Can be a
  - \* Register [B,C,P,E,H,L, Accumulation] \* Memory location [OUDON - FFFF
  - \* 8-bit Number
  - 8085 uses the following addressing (1) Implicit Addressing mode (AM)
    - (ii) Immediate (AM) (iii) direct AM
      - (N) register AM (u) register indirect AM

Implicit Addressing mode :- Machienet and -> In this mode the operand is hidden and the data to be operated is available in the instruction itself

Related to recumulate of the comparison Rotate Rotate left of per Accumulated with a registration of the resumulation of the resumu Immediate AM ( ( & tothi whole) will have included property In this mode the operand is specified within the -) If the data is 8-bit then the instruction will be opcode opcode followed by an 2-biter. (1) first byte is appropriate followed by Monemonie operands

Move 45H into B

WHAT Adellaration Move 45H into B

WHAT Adellaration LXI H, 3050H

Experience Cg: MVI. B, 45H

LXI H, 3050H B = 45 H operand - The data to be operated is available inside a memory location and that memory location is directly Specified as an operand itself.

Address to date variable in the instruction go through Accumulator was eg: LOA 2050H LMLD 3050H -> In this mode the operand is in general purpose register The data to be operated in available inside a gregister and the register is operand.

The operation is performed within various viegisters of the Up.

B A+B+A Queter to data Vanturdhe Ex Mov state will (Increment) INR the this mide the operand A The lessenches dell is stabilisari is instarrigated to Reguter indirect AM -) In this mode address of operand is specified by a register pair -) The data to be operated is available inside a memory location and that memory location is indirectly Specified by a register pain.

Blindicate Birm DE: DJR DAY y denotes pair register la Address loidha Andress loidha Andre Address 2554 OHH Tueler Idated (1) X -> Register par