

## ARM Processors

### 16/32-bit processors -

- Introduction to 16/32-bit processors -
- 32-bit processors execute 32-bit operation at a time in single cycle.
  - 32-bit processor having a subset of instructions for 16bit coding is called 16/32 bit processor.
  - These processors provides solutions for open platforms running complete operating systems for wireless, consumer and imaging applications, secure applications including smart cards and payment terminals.
  - Normally pre-scalar architecture is implemented. It means that multiple instructions can be executed in a single cycle using pipelining technique.
  - RISC architecture is implemented in them (Reduced Instruction set coding)

### RISC

1. It emphasizes on S/W to optimize the instruction set
2. It has simple decoding of instruction
3. It uses less n.o. instructions
4. less time for execution
5. Pipelining is Simple
6. It can be used with high end applications like telecommunication, image processing & video processing etc.
7. It has fixed format instructions
8. Ex:- ARM, SPARC

### CISC

1. It emphasizes on H/W.
2. It has complex decoding
3. It uses large n.o. instructions
4. Execution time is longer
5. Difficult
6. It can be used with low end app's like home automation & security systems etc
7. It has variable format
8. Ex:- Motorola 68000 family, Intel x86 family

ARM: Means advanced RISC machine developed at ACRON Computers machine Ltd. of Cambridge England b/w 1983 & 85

- It will be used for commercial purpose. It offers a wide range of processor cores based on a common architecture & delivering high performance with low power consumption & cost.
- It is used in many applications like wireless, consumer, imaging, industrial, networking, video gaming, modems, mobile phone, hand cams etc.

## Features of ARM :-

- Architectural Simplicity, it allows very small implementations which results in low power consumption.
- large uniform register file
- load-store architecture
- uniform & fixed length instruction fields
- ARM designed a family of RISC superscalar processor architectures based on VLSI.
- 3 address instruction formats
- ARM has various architectures like ARM2, ARM3, ARM6, ARM7, ARM8 & ARM9


## ARM 7 features :-

- HCMOS (High performance Complementary MOS technology)
- low power consumption
- 32-bit data bus
- 32-bit address bus
- 4GB memory capacity
- 82-bit ALU
- 16, 32 bit registers
- high performance multipliers
- Co-processor interface
- All the RISC features
- fast high priority request & interrupt request
- 32-bit instruction set & 16-bit thumb instruction subset

## ARM architecture :-

- Based on Berkely RISC machine ARM architecture has fixed length instruction, pipelining, load/store architecture
- It has 32-bit architecture.
- Most ARM's implement 2 instruction sets: 32 bit ARM inst set & 16 bit Thumb
- ARM architecture provides an overview of the processor and describes how data moves b/w its different parts
- Data enters the deprocessor code to data bus.
- The data may be an instruction to be executed by the processor or any data item to be processed
- The instruction decoder translates the instruction before they are executed
- Each instruction executed belongs to a particular instruction set

- It uses load-store architecture means it has 2 types of instructions for transferring data in & out of the processor
- Load instructions copy data from memory to registers in the code
- Store instruction copy data from registers to memory
- As data is read from memory & placed into register file
- ARM have 2 source registers  $R_n$ ,  $R_m$  & a single result or destination register  $R_d$
- Source operands are read from register file using the internal buses A & B
- The ALU takes the register values  $R_n$  &  $R_m$  from A & B buses & computes the result.
- Load-Store instructions use the ALU to generate an address to be held in address register ~~in address~~ & broadcast on address bus
- The contents of the  $R_m$  register alternatively can be preprocessed in the barrel shifter before applying as an i/p to the ALU. A wide range of expressions and addresses can be calculated using barrel shifter & ALU
- For load & store instructions, the incrementer updates the contents of the address register before the preprocessed core reads & writes the next register value, from & to the consecutive memory location.
- The process core continues the execution of instruction only when an except & interrupt occurs, the normal execution is changed.
- ARM Based MCU's (micro controllers units).  
Several companies have designed mcu's based on ARM architecture.
  - STR710, STR720 by the ST microsystems Ltd.



### ARM - Architecture

→ LPC 2114 , LPC 2124

→ S32C 2410X01 by Philips  
by Samsung

etc.

The above mcu's have ARM based CPUs  
some of the features are.

- STR710 has fast Flash memory , high speed SRAM , 5 SPI + UART + I<sup>2</sup>C , USB IF, CANIF .
- LPC2114 has fast Flash upto 256 kb, SRAM of 16 kb , cache of 8 kb for instruction and data , MMU , 4 SPI + UART + I<sup>2</sup>C , USB IF and CANIF .
- S32C 2410X01 has fast boot loader, cache of 16 kb for instructions , 16 kb cache for data , 2 SPI + 3 channel UART , 2 port USB host / USB device , 4 DMA channels and 8 channel 10 bit DAC .

here  
⇒ SPI (Serial Port Interface) , I<sup>2</sup>C (Inter Integrated circuits)

MMU (memory management unit)

## Arithmetic Instructions &amp; Logical Instructions

mnemonic	operation	Action
① ADD	Add	$R_d := R_n + \text{shifted\_operand}$
② ADC	Add with carry	$R_d := R_n + \text{shifted\_operand} + \text{carry\_flag}$
③ SUB	subtract	$R_d := R_n - \text{shifted\_operand}$
④ SBC	subtract with carry	$R_d := R_n - \text{shifted\_operand} - \text{NOT(carry\_flag)}$
⑤ RSB	reverse subtract	$R_d := \text{shifted\_operand} - R_n$
⑥ RSC	Reverse Subtract with carry	$R_d := \text{shifted\_operand} - R_n - \text{NOT(carry\_flag)}$
⑦ MUL	multiply	$R_d := R_m \times R_s$
⑧ MLA	multiply & Accumulate	$R_d := (R_m \times R_s) + R_n$
⑨ SMULL	Signed multiply Long (64 bit operation)	$R_d.L_0 := R_m \times R_s(31:0)$ $R_d.H_0 := R_m \times R_s(63:32)$
⑩ UMULL	unsigned multiply Long (64 bit operation)	$R_d.L_0 := R_m \times R_s(31:0)$ $R_d.H_0 := R_m \times R_s(63:32)$
⑪ SMLAL	signed multiply Accumulate long (64 bit operation)	$R_d.L_0 := R_m \times R_s(31:0) + R_d.L_0$ $R_d.H_0 := R_m \times R_s(63:32) + R_d.H_0 + \text{carry from } (R_m \times R_s(31:0) + R_d.L_0)$
⑫ UMLAL	unsigned multiply Accumulate long (64 bit operation)	$R_d.L_0 := R_m \times R_s(31:0) + R_d.L_0$ $R_d.H_0 := R_m \times R_s(63:32) + R_d.H_0 + \text{carry from } (R_m \times R_s(31:0) + R_d.L_0)$
⑬ CLZ	count leading zero	Number of Leading zeros in $R_m$ (Source) is put in $R_d$ Reg
⑭ AND	Logical AND operation	$R_d := R_n \text{ AND shift\_operand}$
⑮ ORR	logical OR operation	$R_d := R_n \text{ OR shift\_operand}$

⑯ EOR	logical Exclusive OR	$R_d := R_n \text{ Eor Shift-operand}$
⑰ MOV	move	$R_d := \text{Shifter-operand}$ (no 1st operand)
⑯ MVN	move NOT	$R_d := \text{NOT}(\text{shifter-operand})$ (no 1st operand).
⑯ CMP	compare	
⑯ CMN	Compare Negated	update flag after doing $R_n - \text{Shifter-operand}$
⑯ TST	Test	update flag after doing $R_n + \text{Shifter-operand}$
⑯ TEQ	Test Equivalence	update flag after $R_n \text{ AND shifter-operand}$
⑯ BIC	Bit clear (Logical NAND)	update flag after $R_n \text{ EOR shifter-operand}$ $R_d := R_n \text{ AND NOT(shifter-operand)}$

Load and Store Instructions:

memonic	operation
① LDR	Load Register (word)
② LDRB	Load Byte
③ LDRSB	Load Signed Byte.
④ LDRH	Load Half Word
⑤ LDRSH	Load Signed Halfword.
⑥ STR	Store Register (word)
⑦ STRB	store Byte
⑧ STRH	store Half word
⑨ STM	store multiple Registers
⑩ LDM	load Multiple Register