Unit-5: MAR to mitorimoro larroln I

Each memory data lines contains datalines (ilp or olp), address lines and control lines.

Termindogy in memory.

Memory Cell: A device or a circuit used to store a single bit either Oorl. Basically flip flop Is wed as a memory cell.


Address: It is the location of register in the memory.

I register has its unique location for example a memory consists of 32 words having a specific

addresses from 00000 to 11111

Access Time: It is the time required to perform read operation from a particular location from the memory.

Block diagram of a memory device.		
(P-line) Addras ling Data IIP (N-linu)	MXN bits	data olp (N-linus)
	M-I	
-	M	
2P=M	N-bita-	



. RAM is also called as "Read" and "Write" memory. It is a volatileimature. The time it takes to transfer information to Cor) from any desired location is same. Hence it is called Random Access Memory.

Data can be written into and read from a RAM at any sclecked address in any sequence.

The internal organization of 16 by 8 (16 x8) memory chip is as shown in figure. It contains 4 address lines to select 16 addresses locations and 8 data lines to put 8 bit data into specific memory location. bit data into specific memory location.

For 4 to 16 line conversion 4:16 decoder is used.

Write Operation: (MAS-0) MAS SMOONED (ir) • Set CS=1 for memory enable w=1 and R=0. This will enable Go and disable G1 means input buffers are enables and output buffers are disabled.

· During this operation G1=0 data will not enable at the output lines. The output buffers are goes into tri-state (impedence state). mily yet before state and II

· The already placed data on that particular location is cleared and new one is stored-

Read operation: 10 1000 5 45 45 6 10 1000 5 Read o means to access the data from a selected memory location.

To read the data from the RAM following steps are as follows:

- · (5=R=1 and W=0 this will enable gate (G1) and disable gate (Go). It is all mutan still me
- · The address of memory location is applied to the address lines.
- · After this input buffers are disabled and output buffer are enabled. samupa you in usible him
- · The output buffers will pass the data of selected memory location to the output data lines.

Types of RAM! be a bos mother of translate of Jan

There are two types of RAM.

- (i) Static Ram (S-RAM) 3111 MONEY MODE SAME STATE
- (ii) Dynamic RAM (D-RAM)
- (i) Static Ram? SRAM is a volatile memory, it. required power to maintain the data.
 - · SRAM is a matrix of Static, volatile memory cell a address decoding system integrated on chip to allow. read or write operations of Jugues self- usual single
- The can be implemented by using bipolar as well as most technology.

 It is basically a flip flop which stays in a given state
- given.

 In the SRAM memory cells are arranged in parallel as that all the data can be a really a velocity.
- so that all the data can be received (or) retreived

inultaneously.

The SRAM is available in two types.

The TTL RAM Cell (ii) Mos RAM Cell

(i) TTL RAM Cell . In this there are A (m) I salis fil GRAM (using MOS Techology): wordline wordline to I you I donner (m) sail 1884 ? Be had and Beline ample lines the pie to be data to be wither into the cell con mad the date · Memory cell perform 3 operations like hold, it ad & Detail Operation. Billine if M = 0 acress the (I & Iz) are in off condition. my tipere is no connection between Trand To the CMOS invertor. So is held in inventors (ii) Write Operation If WI=1 accept FETE (TIETE) are in ON condition. · New date is applied to lost line and bit line · Pota in loverious ever with the new value. (II) Read Operation := If we I and STETE (TIETE) are in ON condition. - Nex data is applied to bit line & billing. Data and to be read by using sense amplifier.

- · In this there are 6 MOSFETS are used. There are cross coupled CMOS invertoers for storage purpose of bit either O (or) 1.
- · TI and Tz are access FETs i.e., access the stored date for read and write operations.
- · Word line (WL) controls the accessing bits.
- Bit line and Bitline are the lines through which the data to be written into the cell (or) read the data from the cell.

Working.

· Memory cell performs 3 operations like hold, read & write.

(i) Hold Operation:

if WL=O access fets (Ti & Tz) are in off condition. So, there is no connection between Trand Tz to the CMOS inverter. So is held in invertors.

(ii) Write Operation:

If WL=1 access FETS (T, & Tz) are in ON condition.

- · New data is applied to bit line and bit line.
- · Data in invertors over written with the new value
- (iii) Read Operation: → If WL=1 access FETs (TI &Tz) are in ON condition. -> Aler data is applied to bit line & bitline. -> Data are to be read by using sense amplifier.

(i) Dynamic RAM(DRAM); · In DRAM the data is stored in the form of charge in the capacitor when data is one, the capacitor is charged and when data is zero the capacitor will not be charged. These are called I was in house the are called dynamic because stored charge leak away even with continously powersupply. So additional refreshing circuit is needed -) The MOSFET is used as a switch that connects data or sense line to storage capacitor. when its select line is active:

(i) Write Operation:

When data = 1 and select line is active. Mosfet is

ON and storage capacitor get charged to logic one · When data = 0 and select line is active MOSFET

is ON charged capacitor get discharged through MOSFET and data is zero stored.

(ii) Read Operation: -> Select line is active and voltage of storage capacitor is sensed by using sense line.

ROM (Read Only Memory): · ROM is a memory device in which permants binary data is stored it could not be destroyed even when power is turned off. · It is very useful because of it's low cost, high speed, system design flexibility and non-volatile in nature.

The block diagram of ROM is as shown in the figure. It consists of k-inputs and n-outputs. (data) · The k-input lines provided the k-bit memory address and n-bit is the data output istored in a word or register i.e. selected by address. Internal Construction of ROM: 600 1 = date many. and storage capacito of printed wordalocation input address

A. As A4 As A2 A A0, Jo 19 107 1 ho Output line (8 bit)

A 2 x x n RoM consists of k: 2 k decoder and in or gates. Therefore, A OR gates it contains 2 words or registers of n bits each. Let us consider 16 x8 Rom, for this we require 4:16 decoder and 8 orgates as shown in the · Each OR gale must be considered as having 16. · Each output of the decoder is connected to one of the inputs of each OR gate. Total internal connection in the ROM may be 16 x 8=128 · All 128 connections are programmable. A programmable connection between 2 lines inter · connection is logically equivalent to a switch Can be considered close (logic one stored) (or) open.
(logic O stored).

PROM (Programmable Read Only Memory): · The PROM can be electrically programmed by the wer and can't be re-programmed. · For this reason these devices are refers to as one time programmable (OTP) [OTP ROM]. · The fuesable link are used in Prom to store one (Gor) zero in the memory cell. "If the fuesable link is burnt / blow the cells become open at one end in order to program that

memory cell as "zero" storage: . If the fuesable link is not burnt the cell is conn -d to circuit in order to program that memory cell har"1" storageclosed switch symbol -179-(open fuse symbol) dwitchsymbol tur symbol (closed fine) EPROM (Erasable programable Read Only Memory): · An Eprom can be programable by an user and it can also be erased and re-programmed according to requirement. · This ROM is electrically programmable by applying special voltage level (10to 25 volts) to the chip input for a specified amount of time. · The programming process is performed by seperate the circuit.

This programming process can take up to several minutes.

Once an Eprom cell has been programmed it can be several to be several be erased by expasing it to altra violet light (uv) through a window on the chip package.

The erasing process typically required 15-20 UV light erases all the cells at the same time not only selected cells. . Once erased the EPROM can be re-programmable. EEPROM (Electrically Erasable PROM): . This is similar to Eprom except that, the data is crased by electrical signal (by applying a high voltage -21 volts instead of uv light). . The main advantage is it can selectively erase the memory location and re-programmed with out disturbing the correct data in the other memory location. It is also known as Electrically Alterable Programmable Read Only Memory (EAPROM).

PLA (Programmable Logic Array): PLA (Programmable Logic Array): 18 (01) vertical and horizontal lines structure. Ti Program-XL Input OR Coulput mable mable AND Invertors array

fig: PLA Structure


[expression = n; implement chese device]

- The input variables are connected to AND array which produces selected product terms of the input variables.
- The product terms are then connected to OR gate to provide sum of products for the required boolean functions.

functions.
In PLA both AND and OR array is programmable

- In this figure shows the structure of PLA with mo
- commercially.


 The internal logic of PLA with 3 inputs and 2 outputs
 - The internal logic of PLA with 3 inputs and 2 outputs is as shown in the figure each input and its complement value are connected to the inputs of each gate as connected by inter connections between vertical and horizontal lines



PAL (Programmable Array logic):

- · ThePAAL is programmable logic device with a fixed OR
- · It is I more easy to program because only AND is programmable, but less flexible as the PLA.
- · PAL become very popular in practical applications because it is more simplier to manufacture less expensive and better performance.
 - when designing with a PAL the boolean functions must be simplified to fit into each sections.

Expressions $F_1 = ABC + AB + \overline{A}B\overline{C}$ $F_2(A,B,C) = \leq m(0,2,3,5,7)$



Expression is BC+AC+AT

