## serial communication Interface: (8251)

To implement serial communication in microprocessos system we need busically two devices. They are


- o parallel to serial converter
- @ serial to posallel convertes

To transmit byte data, it's necessary to convert byte into eight serial bits. This can be done by using the parallel to serial converter.

similarly at the reception end there serial bits can be converted into parallel 8-bit data (byte). Here the serial to parallel converter is used.

The device which provides synchronous as well as asynchronous transmission and reception is called usage universal Synchronous - Asynchronous Receiver - Transmitter.

## 8251 (USART) - Block diagram:



The Hack diagram includes tota Bus Buffer, Read/write control logic, modern control, Transmit bubler, Transmit control, Receive Buffer, Receive control. Inta Bus Buffer: It's 8 bit Bi-directional data bus used to read/write status word or command word or data from or to the 8251. Read/write control logic: It consists to 6 input signal \* CS: 8251 is selected by microprocessor unit (mpu) for \* C/D: control/ Data - when it's high control or status register is addressed therwise data buffer is addressed. \* WR: a low on this yp allows the MPU to write data or command world to the 8251. \* RD: a low on this 1/p allows the mpu to read data or command world from 8251. \* Reset: makes 8251 in Idle state. \* clk: usually connected to system clock for communication with the Mp. Read/write control logic contains three (3) bufter registers\_ O control Reg @ status Reg @ Data Reg. \* control register: mode word specifies general characteristic of operation and command word enables data Transmission and reception. \* status Register: Ready status of per peripherals i'e whether the peripherals is ready. \* Data Register: used as an i/p and o/p point when 40 is low. modern control: It contains 4 signals. DSR, DTR, CTS, RTS \* DSR (Data Set Ready): Checks data set is ready or no It's ready when communicating with modern. \* DTR (Data Terminal Ready): This indicates device is ready to accept data when 8251 is communicating

\* cTs (clear to send nata): a low on this input enables the 8251 to transmit sevial data if the TXE bit in the command byte is set to 'r'. \* RTS ( Request to send): Receiver is ready to receive the data Transmitter section: Accepts parallel data from mpu and convents them into servial duta. - It contains two(2) registers - Buffer Reg & of Reg. - Buffer Reg is used to process 8 bits - of Reg is used to convert 8 bits into stream of 8 serial bits TXD transmits the data to peripherals. Transmit control: It manages all activities associated with toursmission of serial data. Tx Rdy: (Transmit Ready) this of signal indicates that buffer register is empty and 8251 is ready to accept deda TXE: (Transmitter empty) indicates the olp buffer is empty Txc: (Transmitter clock): controls the rate at which bits are transmitted by 8251. Receiver Buffer: Accepts sevial data on the RXD line &

convents the sevial data to parallel data.


Receiver control: manages all receiver related activities RxRdy: it goes high when 8251 has data in the buffer register and ready to transfer it to the mpu.

Rxc: The dock controls the rate at which the character is to be received by 2251.

PPI (pregrammable peripheral interface)-8255; 8255 is programmable peripheral Interface. His para-- Hel 1/0 device (00) parallel communication interface.

- This acts as interfacing circuit b/n peripheral device and 8085 of 8086 up.

- The block diagram of 8255 consists of Data Bus Buffer, control logic and Group A, Group B controls.



Buffer and used to interface the 8255 to the system Data Bus. Based on the instruction data is transmitted or received.

- control word / status word is also transmitted.

e Read/write control logic: it manages all the internal or external transfer of both data + control or status - Ac : mese i/p signals along with Ro ; we i/ps control status word registers or one of the three mets.

The state of the s			
ľ	A,	Aro 1	Post
I	0	0	pert A
١	0	1	Post B
١		0	horte
ŧ	1	1 .	control Reg

- two 8255 and cpu
- and write duta to the cpu.
- \* Group A, Group B control:

  Group A sords the control signals to post A and post c upper.

Groups sends control signals to postic lower and its stit buffer I/o latch . It can be program Port A: by made o, mode I and made 2. portB: 1ts & bit buffer I/o latch . can be programmed by mode o , mode 1 . porte: it's 8 bit unlatched buffer it's splitled into uppera and laver/4). programmable Internal Timer (8253/8254). counter Read counter - cate write Control logic control word Registe \* Data Bus Buffer: it's a tristate bi-directional & bit buffer which is used to intenface the 8253/8254 to the System bus. It has 3 basic functions. to programming the modes of \$23/8254. Pead/write control logic: it includes RD, WR, AO, A, and CS counters are selected by A, Ao. Ao | A1 courter countero comter 1 counter 2 control wood register: this reg is releated when A , Ao are both '1'. It's used to issite a command word. \* counter: each counter consists of single 16-bit downcounter which can be operated either in binary or BCD. Its 1/p & 9/p is configured by the selection of modes stored in the control word register.


- The programmer com nead the contents of any 3 counters without disturbing the actual count in process. Each counter has 2 1/p pins Gate, clock and one o/p pint 'out' To operate a counter a 16-bit counter is loaded in Reg Grate is used to starting interuption and restart the counter. out pins are ofp of the counter. opplications: - Real time clock V6 - square wave generator - complex value form generator - motor controller - programmable rate generator event times/counter. - Designed for up to perform timing & counter operation using 16-bit Reg. The counters / Timers are software programmable clock input of 2.6 MHz 8255 (PPI) pin Diagram: PA3 I 8255 operating modes; 40+ PAY PA2 Based on control word 39+ PA5 PA1 -3 PAO 4 38 PAG D6 D5 D4 D3 D2 D1 D0 37- PAT 36- WR CND-7 35 Reset if D=0 if Dy=1, I/o mede A1 18 5 34 Do BSR Aota 33 D1 PC7 -10 PC6 -11 32- D2 PG5 - 12 I/o modes: - D3 Pay + 13 30-D4 Three ase 3 Yomodes in \$255 PCO - 14 05 they are mode o, model, made 28 - D6 PC1+15 mode o: (Simple Ilo) - D7 PG- 16 26 - Vec - Poot A, Poot B is used as 2 25 - PB7 PG -17 8 bit ports Porte used as 2 - 4 bit posts. PBO-18 PB6 23 - PB5 PB1 19 - each post can be programmed 22- PB4 in either ip or ofp mode. PB2-20 - ofp's are batched and i/p are 24 PB 3

not latched .

\* model: (i/o with Handshake) port A i post B are used as 8-bit posts Ilo posts. in this made, if p & ofp data transfer is controlled by Handshate signal. - Handshaking signals are used to transfer duta b/w devices whose data transfer speeds are not some - each port uses '3' lines from port's as homed shake The semaining two lines can be used for simple 110 functions. input and olp data are latched Interrupt logic is supported. \* made 2: This mode allows bi-directional data tronspe over a strigle & bit data bus using handshaking stynak This feature is available only in groups with port A as 8-bit bildirectional data bus and pc3-Pc7 are used for hand shaking purpose. - In this both i/ps and o/psare latched. - Due to use of single 8-bit data bus for abi-direction data thansfer , the data sent out by the cout through forth appears on the bus connecting it to the peripher only when the peripheral requests it. - The remains lines of port c ice pco-pc2 can be 43ed for simple I/o functions: - port is can be programmed in mode 0 & mode 1 when port B programed in mode 1, peo-pez lines of porticione used as hand shake signals. control word feemats: The poots of 8255 com be programmed for any ottes made by writing a single control word into control Register, when required. Bit Set / Reset mode . Dy OC DS DW D3 D3 D1 D0 GIT SET/ Reset sit set/Reset att select 63 62 6 1 o-active

- The eight possible combinations of the states of bits.

  D3-D1 (B3, B1,B1) in the BSR mode. determine particular bit in PCO-PC7 being set or Peset as per status of bit Do.
- A BSR word is to be written for each bit that is to be set or reset.
- The BSR word can also be used for enabling of disabling interrupt signals generated by porte when \$255 is programmed for mode I and mode 2 operations



IC 8279 independently keeps display refresh and Brang. Block Diagram: DBo-DB7 RD WR CS AD IRO Data PIFO/ control Buffex Sensor RAM status DATA INTERNAL BUS Display control 8×8 Key Board 16x 8 de Timing Display FIFO/K Address Debounce Register RAM Registers control Timings Display Return Registers L control RLORLY -SLZ out A- Az out B-Bz shift It contains 4 main sections: - cpu Interface & control section r keyboard section scan section - Display section section: This section consists of apu Interface & control data buffers, I/o control, control & timing Registers and Data Butter: The data butters are 8 bit bi-directional butter that connects the internal data bus to the external data bus. I I wonted: The I/O control section uses the Ao, cs, RD, wir signals to control data flow to and toom the various internal registers and butters. The data flow toard from 8279 is enabled when to=0. - when Ao is o' (Ao=0) data is townsferred and when - Ac=1 command word 8) status word is transferred. RD, WR determine the direction of data flow through the data bullers. Interpretation WR Ao Data from cputo 8279 0 0 Data to CPU from 8279 command word from cpu to 8279 status word to cpu from 8279

control and Timing Registers: The control and Timing Reg store the keyboard and display modes and other operator conditions programmed by the cou. - The modes are programmed by sending the proper am on the data lines with Ao=1. Timing control: The timing control consists of the basic time country chain. The first counter is divided by N prescaled that can be programmed to give an internal frequency of 100 kts. The prescular can take a value from 2 to 31. Scan Section: It has a scan counter which has two modes: a encoded mode @ becoded mode. encoded mode: En this mode, the scan counter provides a binary count from 0000 to 1111 on the four seam lines (sc3-sco) with high autputs. This binary count must be externally deceded to provide 16 scan lines. - Display can we all 16 scan lines to interface 16 digit 7-segment display, but keyboard can use only 8 scan lin Decoded made: In this mode, the internal decoder decoder the least significant 2 bits of binary count and provide tour possible combinations on the 8com lines 903-500:110 1101, 1011, 0111. Thus the output of decoded scan is active low These four active low output lines can be used directly to interface udigit - 7-segment display, 8x4 matrix keyter eleminating the external decoder Keyboard Section: consists of Return Buffers, Keboard debour and control, FIFO/sensor RAM and FIFO/sensor RAM status. Return Buffers: The 8 (RL7-RLO) return lines, input from keyboard to 8279. whenever key pressed, the information transferred to Keyboard Debounce and control: is enabled only when scan FIFO SENSOT RAM. keyboard made is selected. - In the scanned keyboard made, return lines are scanned, locking for key drawes in that some - If the debounce circuit detects a close switch, it waits

about somsec to check if the switch remains closed. It is does, the address of the switch in the matrix plus status does, the and control keys are transferred to FIFORAM.

entry is written into successive RAM positions and then read in the order of entry. - Bach row of sensor RAM is loaded with the status of the corres. pending now of sensor in the sensor matrix. FIFO/sensor RAM status: it keeps track of the number of characters in the FIFO and whether it is full or empty. The status logic also makes IRG signal high when the FIFO

is not empty, which can be used to intersupt cpu telling that key press is detected and key code is available in Fiforest Display RAM: It is 1678 RAM which stores the display order for

16 digits. It can be accessed directly by CPU. - In decoded made, 8279 uses only first four locations of display

- In encoded mode, 8279 uses first locations for 8 digit display and 16 locations for 16 disit display.

Display Address Registers; hold the address of the byte curren -the being written or read by the cou and soan count value. signay registers: these are two 4-bit registers A and B. They hold the bit pattern of character to the displayed.

DMA (ontroller (8257)

Disect memory Access controller designed by Intel to tomos fer data at a faster rate.

The alleus the device to transfer data directly to/from memory

v using it, the device requests the cpu to hold its data, address and control bus so the device is free to transfer data.

directly to / from the memory. The DMA data transfer is initiated only after seceiving HLDA signal from the CPU-Initially, when any device has to send data b/m the device & memory

the device has to send DMA Request (DAG) to DMA controller. The Ima controller sends Hold request to the cpu and waits too the

cpu to assertain the HLDA, then the MP toistates all the data bus, address bus and control bus. The couleaves the control over bus and acknowledges the hold request through HLDA right.

v Now the CPU will be to hold state and Dm A controller has to manage the operations over buses bin cpu, memory & Ito devices 8257 Architecture:

VDR90- DR93: These are 4 individual channels DMA request ips which are used by the peripherals too DMA services, when a fixed Poiority made is selected, then DR90 has highest polority and DR93 has lowest priority.

v DACKO-DACK3: These are active low DMA acknowledge lines

which updates the requesting the peripheral about the status of their request by the CPU. These lines can also act as strobe lines but the requesting devices.

V Data Bus Buffer: (Dy-Do) These are bi-directional data lines which are used to interface the system but with the internal bus of DMA controller.

v Read I write control Logic:

- IOR: It's wood by the cpu to read internal registers of 8257, in the slave made. In the mastexmode it is used to read duta from the peripheral devices during a memory write cycle.

- IOW: It's used to load the contents of the data bus to the 8-bit mode register 81 upper/lower byte of a 16-bit DMA address register or terminal count register.

- AO-A3: These are 4-least significant address lines . In the slave mode, they act as an ip , which selects oned the register in master-mode, they are the 4 least significant memory address to be read or written of lines generated by 8257.

~ mode set Register:

- A4-A7: These are the higher nibble of the lower byte address generated by DMA in the master-mode. - Ready: Is an active-high Up signal, which makes DMA seady

by inserting wait states.

- HRQ: it's used to receive the hold request signal from the opp

- HLDA: Et's the hold acknowledgement signal which indicates the DMA controller that the bus has been godited to the requesting peripheral by the cpu when it is set to 1.

- ADSTB: This signal is used to convext the highes byte of the memory address generated by the DMA controller into the latches.

- AEN: This signal is used to disable the address bus/data bus.

- IE: It stands too reaminal count, indicates the present DMA cycle to the present peripheral devices.

- Mark: The mark will be activated after each 128 cycles or integral multiples of it from the begining. It indicates the current pm cycle is the 128th cycle since the previous mark output to the

Block Diagram: Dy-Do Schannel O DRAO 16 bit Address Data DACKO whit withter HOR Read/ DRG, How Channel 1 worlto clk SIG FOT Address > DACKI logic Reset 14 bit counter DRQ2 channel 2 16 bit Address Mubit counter Control Ready Logic and channel 4 mode In bit counter Set DACK3 Register priority marks Resolver