III unit: Mounto 8.086 Microprocessor towns out of 8086 Up STU- Bus offerface the French Architecture 160 - Execution unt lacción Memory 135 Interface olab did by that to C-Bus BIU Instruction Byte Que 3 1030 a dares TP The des class parties Control System VACCOUNTS. and bus A-Bus plumate marpora instruction buter ALD AH BL BH CH CL DH DX DL -13 - des 5P operande flags BP SI DI 1976 invented by invel 16-bit 110 [Do - DIS] [nddress by 325 miles Deriver 14 - registers Trength of each in 16 frequency mil fetch, discount executor days at a tory Support pipelining

Architecture internally divided into 2 parts separate Functional part . These are (i) Bus interface unit & (ii) Execution unit. These two functional unit can work Simultaneously to increase System speed Bus interface unit : (BIU) The BIU is the 8086 interface to the outside world It provides a full 16-bit data bus and 20-bit address bus . Functions of BIU: -> It sends address of the memory or I/o -> It fetches Instructions from memory. -> It reads data from port/memory. -> It writer data into port/memory. → It supports instruction queuing. > 9t provides address relocation ability. To implement these functions the BIU Contains the instruction queue, segment register, instruction pointals address summer and bus control logic. Instruction queue: -> To speed up program execution the BIU fetches 6 instruction bytes: with the help of Queue it is possible to fetch next instruction when awarent instruction is in execution. Feature of fetching the instruction while the Convent instruction is executing is called pipelining. Time required for execution of two instruction without pipeling phak F_1 D_1 E_1 F_2 first instruction execute a fetch oner- BIU F₁ F₂ F₃
lapping phose EU D₁ E₁ felch anuturdhi i e D -> Dece pipelining E > Execu 03 63 --- FI - intro D1 61 D2 - Time required for execution of two instructions because of pipelining

Execution writ :- (EU) the BTO C The EU of 8086 tells the BIU from where to fetch instruction or data, decodes and executes instructions to perform these functions execution unit Contains ALU, flag register, general-purpose registers, pointers and index ALU (Arithmetic & Logic unit)
The ALU is 16-bit it performs addition, subtraction, multiplication, division, Inc, dec, xtor, AND, OR, NOT Compliment etc . Control Bystem Circuitary direct and Control the internal operation provide ant provide themals The flag register Contains 9 active flags

U U U U OF DF IF TF SF ZF U AF U PF U CF eces has a powerful set of organishmuture carry flag: It is set if there is a carry for addition parity flag: 9t is set if exesult of operation contains even number of i's otherwise it is reset. [error checking] Auxiliary carry flag :- At is set if there is carry from true with the (1) bit). from lower nibble (4-bit). Zero flag: - It is set if the onesult is zero otherwise reset. Sigen flag :- " the result in negative (D7 or 015)

St is set if the result in negative (D7 or 015) otherwise it is neset.

Overflow flog: (OF)

9t is set if the nesult is out of range in might Trop flag (TF):one way to debug a program is to run the program
one instruction at a time and See the Content of

used registers and memory variables after execut of every instruction. This process is called "Single Stepping" through the program . Trap flag used for single stepping. If it is set a traps executed after execution of each instruction Interrupt flag (IF):

- It is set a cortain type of interrupt can be recognized by the 8086 and notative and and alight

Direction flag (DF): It is used with string address. If DF=0 the string is processored from it beginning with the first element having the lowest address otherwise the string is processored from high address too

Register organisation: 8086 has a powerful Set of registers. It includes general purpose, special purpose, pointed and index degis

General purpose registers: 10 illiano fi bà si de sint x = Har indurer me BX BH BL (thou) slader usual mass DX DH DL 102 at 10 pail

8086 has 4 16-bit registers labelled as Ax, Bx, Cx, DX Each 16-bit general purpose register can be split into 2 - 8 bit registou. The lettou L &H specify the lower &

higher bytes of a particular pregister and x specify the Complete 16-bit registou.

intermediate result temporarily. a to mile.

-> The register Ax is used as 16-bit accumulator and
form arithmetic and operation.
is used as off-set storage for generating
addresses incase of certain addressing model
physical account as default Counter incase of string & operations.
loop instructions.
-> Dx can be used as
Segment registers Segment registers is divided into segment with a maximum
beginner is divided into segment with a maximum
Size of 64KB. 18086 allows 4 Segment registery at a time
FFFFFH northlygowe grade of
GUES TOMOS TOMOS TO
64KB { SS
64KB CS
64KB{ 05
4- segment registers are code segment (cs), data segment
(DS), Stack Segment (SS), and extra segment (ES). Code - Segment:
Code - Seament :
Ode-Segment: → At is 16-bit register containing the address of 64KB
Segment with processor instruction. Segment with processor instruction.
Segment with processor uses code segment for all accesses
to instructions deferred by
It is used for addressing a memory location in the
Data-Segment: Data-Segment: Of the memory, where the executable program is stored. Data-Segment: Of the memory, where the executable program is stored. Data-Segment: Of the memory where the executable program is stored.
Data-Segment :- the address of 64KB
→ 9t is 16-bit register containing
Segment with program data. Segment with program data. AX, BX, CX, DX and index registers SI, DI data is Incated in data Segment.
located in data segment.
IDEC.

THE RESERVE THE PERSON NAMED IN

Stack segment is sid at an base of the -) It is 16-bit register containing address of 64kg Segment with program stack. Ho is how if xa -) stack pointer (SP) data and base pointer (BP) del located in the stack Segment is how -) It is used for addressing stack segment of memory of ai extensive story a six beaut ad mater → 9t is 16-bit register containing address of 64kg with program data. By default the processor assum Extra Segment that the DI register references the ses segment in string manipulation instruction. → ES Segment Contain the data. Pointers & Index registou: The pointers IP, BP, SP usually contain off-set within code , data and Stack Segment . Stack point :-It is a 16-bit address pointing to program stack in Stack Segment I hanged show and waterpare toumped Base pointer + mont odes ban (de) trampte stacts It is 16-bit register. It is used for off-set address Source Index :- (53) all printations saterpass lid-of SI used for Indexed, based indexed and register indirection addressing as well as source data addresses in string manipulation instructions. string manipulation instructions. Destination Index (DI):

9t is a 16-bit snegister DI is used for Indexed, based-indexed and snegister indirect addressing as well destination data address in string manipulation

pin diagram of 8086: GND -1 40- Vec AD14 -2 31 7 ADIS ADIS -3 34 - AK/53 ADu -4 37 - A19/64 ADn -5 34 - AIE | 65 35 - A19/50 34 - BHE /57 33 - MN/MX O COMME ADT - 9 31 - RD ADE -10 BI T RO / GIT. (HOID) ADS - II 30 TRO/GT (HLDA) AD4 -12 29 - Lock (WR) 10 - 5 (M/I) AD2 -14 27 - 5, (DT/R) 6 - S. (DEN) 25 - 95 (ALE) FI IMM 23 - TEST GND = 30 8086 Signals Can be Categorised into 3-groups 1) Signal having Common functions in both minimum and maximum moder. Stinardanys at ratorang pass 2) Signals having special functions for minimum mode 3) Signali having special functions for maximum mode. Signals having common function in both model ADO - ADIS :- Act as address bus during ist part of machine cycle and data but for remaining part of the machine cycle

An | 56 - Au | 53 : During the first part of the machine cycle these are used to output upper four bits of address. During remaining part of muchine cycle these are used alp status which indicates type of operation to be performed in that cycle. So & Sy indicate the segment register used as follows

1	S.	33	Register	
4	0	0	65	
1	0		86	
1	1		CS	
ŀ	Ante	1	Os _	
e Convent			setting of	-

BHE /Sq = [Bus high enable] At a time I traveled a within the tekn byte no take high low on the Spin during first part of the machine cycle

indicates that atleast , byte of the Guevrent transfer is to be made on higher order byte. ADIS - ADB ...

St is non-marcable interrupt vieguest

St is level trigger mascable interrupt request.

control seg generator to synchronize internal operation

9t clear pow instruction pointer, Data segment, Extra segment, Stack segment and the Instruction Queue. 9th

Of this signal is low the Boss enter into wait state.

This signal is only used by the wait instruction. 10 8086 enters into wait state until a low signal on the TEST pin.

Note the 8086 is reading the data from memory or an it to device the sold in either minimum of the sold in either minimum.

mode or maximum mode using this pin.

MAN = 0 than Max mode perform

MAN = 1 than min mode perform

Signal definitions (24 to 31) for min moder TNTA This indicates recognisation of an interrupt of ALE: This Signal is provided by 8086 to demultiplex the ADo - ADIS into Ao-AIS & Do - DIS This signal informs the transvecesure that the cop is ready to send or receive the data. DT/R: (Data transmitter / Receiver) Signal is used to Control data of low direction high on this pin indicates that 8086 is transmitting the data and low indicates that 8086 is receiving the data.

M/IO: M/TO : If it is high indicates memory data transfer I of it is low indicate Io data transfer. This Signal indicates that the bus is rice to be in TUR is low whenever the 8086 is writing data into memory or to device. A high on HOLD pin indicates that another master is stequesting to take over the system bus ion of stecerving the HOLD signal the processor output HLOA Signal high as an acknowledgement. At the same time processor tri- states the system bus A low on HOLD gives the system bus control back to the processor. processor then output low signal on HLDA. Signal definition for max mode Q5, , Q50 : These two output Signal reflects the Status of instruction queue Q5, Q50 Status
O O NOP 1 first byte of an op-code O Queue is empty

1 Subsequent byte of an op-code.

to be take place during the awwent bus cycle

	Production of the last of the	the state of the s	the Control of the Co	
4	5	5,	50 t	Machine Cycle
	0	0	0	Int ack Tacknustedge
	0	0	1	Ilo read
	0	1	0	Ilo write
	0	1	1	whalter memore alo
0				Instinifetchina of bour
0	Talak I	0,	617	memory read
-			100	
	tet !	3, 40	LAND	memory write

LOCK :- 0 the me marter wer the 12 Miller watch of whoolen This Signal indicates that the bus is not

The maximum mode HOLD & HLDA by RQ GT, & RQ GT. By using bus another marter can request for the the processor Communicate that the to the requesting master by using but bus central back to the processor

Lystem

Addressing modes -8086 has 8 addressing modes were frame to dash 1) Immediate addressing mode 1) Immediate addressing mode
2) Register addressing mode
4) Register Indirect addressing mode
5) Rosed addressing mode 5) Based addressing mode 6) Indexed addressing mode 87) Based Index addressing mode 8) Based Index with displacement Immediate addressing model & lot & bus interest to The addressing mode in which the data operard is part of the instruction itself. Eg: MOV CX, 4929H (16 bit reguler -> CX 4929 -> 16 bit reguler -> 16 bit Computed by Summary of LHERES , XA LLODA Kegister addressing mode In this the register is the source of an operand in the instruction Eg :- MOV AX, 1502M CX brat Register) The addressing mode in which the effective address of memory location is written directly in the instruction

Eq. Mov Ax, [1592H]

Register indirect Addressing made Register indirect Addressing mode allows data to be address not this addressing mode allows data to be address not in at any memory through an off set address hold in any of the following base pointer (BP), Destination Index (DI), SI, BX James of and pages to the diet of the land to the eggs of Mov AX, [BX] BX - Base register

Suppose the register BX Contain 3895H then the Content of 4895H move to Ax prise the & and Based addressing mode:

In this addressing mode the off-set address of operand is given by Sum of Content of BX/BP, operand is given by Sum of Content of BX/BP, otegister and 8/10 bit displacement: This displacement is added to Content of a base regular BX+8/10 is added to Content of a base regular BX+8/10 Indexed addressing mode of products to In this addressing mode the operand off-set addre is found by adding content of SI (Source Index Reg. or DI Reguler and 8-bit / 16-bit displacement Eg MON BX, [S] +16] SJ 10 00 unt Alsoti moducismodel cherthan (s. Based Index addressing mode HOSPH XX VOM + p3 In this A.M the off-set address not wan operand is Computed by summary of base viegistered to the Contact share pour a stone of Index register Eg - ADD CX, EAX + SIJ is solvings of the Base reg Index reg effective address memory locate Base 1 address address address data Based Indexed with displacement: - is martinal promoner In this addressing mode the operand off . Set addressing is Computed by adding the base regute and Index register and 8/16 bit displacement. mod eg: 3 d Mov Ax, [Bx + 0] +8] + promon pao Base Index Displacement (12), (19) rebut Base Index address

MOU CX, [BX+SI+16] MOU CX, [BX +SI+K] Minimum mode of 8086: - poter dought traces about The 8086 up operates in minimum mode when contested by the case policy. Out is - xw/nw In minimum mode; 8086 like only the processor in . the system which provides all the Control Signal which are needed for memory operations & To Here the Circuit is simple but it does not support multi processing.

The other Components which are transreciever, latches,
8284 Clock generator, 74138 decoder, memory and Ilo devices are also present in the system. -> The address bus of 8086 in 20-bit long by this We can access 200 bytes memory i.e 1MB. Out of 20 bit bytes, 16 bytes X As to A15 are multiplexed with a data bus.

By multiplexing, it means they will act as address line during the first T-state of the machine cycle and in the rest, they act as data line, A16-A19 are multiplexed 53-56 8282 tatchers is langed towned with The latches are buffer oflip flops. They are used to Separate the valid address from the multiplexed address data bus. By using the Control signal ALE which is Connected to strobe (STB) of 8282. The ALE is achie high signal, here 3 latcher are required because the address is so but.

They are bidirectional buffer and also known as data amplifiers. They are used to separate valid

data from multiplexed address and data bu


Two transreceived are needed because the data by
is 16-bit. 8286 is connected to DT/R and DEN (data enable) signals. They are enabled through the Den Signal . The direction of data on the data bus is Controlled by the DT/R signal . DT/R is connected to T and DEN is Connected to DE DEN DTIR Action


I X Transpeceiver is disabled O Receive data Direction of data flow - At the time of data transfer to enable output of transreceiver its of (output enable) should be low. This is accomplished by connection of DEN signal of Bose to or pin of 8286 · Since DEN Signal goes tow then when cou is ready to send or receive the data

MITO = 1 then memory transfer is performed lover the bus and M/To = 0 then To operation is performed. -> RD indicates that 8086 is performing read data or instruction fetch process is occurring. During operations one other Control signal is also used. Which is DEN and it indicates the external devices, when they should put data on the bus. blow it is - Control signal for all operations are generated by decoding M/TO RD, WR. These are decoded by using 74138 328 decoder.

M/TO RD WR action

1 0 1 Memory read and also known as reduct Memory writer sees por piece producto of to read by day oft qual daga bin Oren Tox Writer mon al





- of 8086 when it MN/MX pin is grounded
- The this the processor deriver the Status Signal Si, 52, 50 Another Chip called but controller deriver the Control Signal using this status information.
- The maximum mode there may be more than one microprocessor in the system Configuration
- -) The Component in the System are Same as in the minimum mode system

- The basic function of the bus Controller chip

 TC 8788, is to derive Control signal like eo and was

 DEN, DT/R, ALE etc. using their information by the

 processor on the Status lines.
 - The bus controller thip has input line 5215, 5. 6 c/k. These inputs to 8288 and driven by the
 - MWTC, AMWC, JORC, JOWC and AJOWC
- That pin used to issue two acknowledge pulses to the interrupt Controller or to an interrupting device. JORC, Jowc are I/o read and I/o write Command Signals. These Signals enable an Io interface to read or write data from or to the address bus.
- The MRDC, MWTC age memory read Command and memory write Command used as memory wead and write Signal.
- Tor both these write Command signal the advanced Signal namely AIONC and AMWTC are available.

			A STATE OF THE PARTY OF THE PAR	
Sto	atus inp	uts 300	cpu cycle	8288 Command
0	0	0	Int Ack	ATA
0	0	1	Read I/o port	TORC
0		0	Write I/o port	TOWC , ATOMC
0	- arga	Act My	Halt	None
1	0	0	Inst fetch	MRDC
1	0	0	Read memory Write memory	MWTE, AMWE
		Japan da	inactive	None
		Santa and Address	A STATE OF THE PARTY OF THE PAR	g max

Here the only difference blo min & man available mode is the status signals used and available control and advanced Command Signals.

Interrupts in 18086 :- at all possible stand sate -> While the microprocessor is executing a program an interrupt breaks the normal Sequention of execution of instruction, divert it execution to Some other program called ISR. ISR is a special program to instruct the Up on how to handle the interrupts after executing control returns to back again to the main program.

The processor can be interrupt in the following ways

(184) an external signal generated by a peripheral instruction in the program. (iii) By an internal Signal generated due to an exceptional Condition which occur while executing an instruction Types of Interrupti :-HIW is a sound it sound to the Type 256 byper of Non-Markable interrupt SIW interrupt INT Maskable interrupti Hardware interrupt : Hardware interrupt are Caused by any peripheral 0 the by sending a signal through a specified pin microprocessor. They are 2 interrupt in 8086 (i) NMI (Non-maskable interrupti) (11) INTR (Interrupt Request)

NMI: - It is a single pin non-maskable interrupt which can not be duable - It is the highest priority interrupt in hardware interrup _ st is type-2 interrupt INTR provides the single sequest. It is activeted by To port by Io port. is Called maskable interrupt. Software interrupt: The 5/w interrupt can be generated by inserting the instruction INT within the program within the -> They are 256 types of 5/w interrupts in 8086 -) In 8086 format INT Type Manger from OOH-FFH -> Starting address slanger from 00000H - 003FFH 255 8086 interrupt Vector table photos of photos Available for in you saffer the court Reserved for Advanced micro processor overflow interrupt interrupt Type 4 Break point interrupt Туре з interrupt purpose of blebuggers Non-maskable interrupt interrupt Type 2 power failure Single Step interrupt interrupt Type 1 Divide error interrupt interrupt Type o to = 00 to

Type o interrupt:

It corresponds to divided by o'

-> When the Quotient from division instruction is too long 8086 will automatically execute type o interrupt

Type 1 interrupt :

Single step execution for de-bugging the program.

-> In this instruction the processor will execute one instruction and wait for further instruction

Type 2 interrupt: -) It depresents NMI and it is used in power failur Condition and the same of the same of the same same sales

Type 3 interrupt: para all milles per

-> It is used for de-bugging the program

Type 4 interrupt: overflow condition after any signed arthimetic operation in the system.

Interrupt priority:

	Interrupt	priority	To interrupt another ISR
	JNT n	4	can interrupt any ISR
	NMI	2	can interrupt any ISR
7	INTA	3	only execute if IF & TF=0
1	Single Step	4	only execute if IFE TF=0