


# III. unit 8086 Microprocessor

## Architecture of 8086 $\mu$ p

BIU - Bus interface unit (Fetch, Decode, Execute)  
 EU - Execution unit (Arithmetic, Logic, Shift, Rotate, etc.)



1976 invented by intel

16-bit  $\mu$ p [20 - 21]

20-bit [address bus] 2<sup>20</sup>

14 - registers [length of each is 16]

Clock frequency - 5MHz

Support pipelining (Fetch, Decode, Execute, etc.)

Multiprogramming

Inc-1

Dec-1

Inc-2

Dec-2

Inc-4

Dec-4

Architecture internally divided into 2 parts separate functional parts. These are (i) Bus interface unit & (ii) Execution unit. These two functional units can work simultaneously to increase system speed.

Bus interface unit :- (BIU)

The BIU is the 8086 interface to the outside world. It provides a full 16-bit data bus and 20-bit address bus.

### Functions of BIU :-


- It sends address of the memory or I/O.
- It fetches Instructions from memory.
- It reads data from port/memory.
- It writes data into port/memory.
- It supports instruction queuing.
- It provides address relocation ability.

To implement these functions the BIU contains the instruction queue, segment register, instruction pointer, address summer and bus control logic.

Instruction Queue :-

- To Speed up program execution the BIU fetches 6 instruction bytes. with the help of Queue it is possible to fetch next instruction when Current instruction is in execution. Feature of fetching the instruction while the Current instruction is executing is called pipelining.

Time required for execution of two instruction without pipelining





Execution unit :- (EU)  
 The EU of 8086 tells the BIU from where to fetch instruction or data, decodes and executes instructions to perform these functions. Execution unit contains ALU, flag register, general-purpose registers, pointers and index registers.

ALU (Arithmetic & Logic unit)  
 The ALU is 16-bit it performs addition, subtraction, multiplication, division, Inc, dec, X-OR, AND, OR, NOT Complement etc.

Control System :-  
 Control circuitry directs circuitry directly and controls the internal operation.

Flag register  
 The flag register contains 9 active flags

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
U	U	U	U	OF	DF	IF	TF	SF	ZF	U	AF	U	PF	U	CF

Undefined →

Carry flag :- It is set if there is a carry for addition

Parity flag :- It is set if result of operation contains even number of 1's otherwise it is reset. [Error checking]

Auxiliary carry flag :- It is set if there is carry from lower nibble (4-bits).

Zero flag :- It is set if the result is zero otherwise reset.

Sign flag :- It is set if the result is negative (D7 or D15) otherwise it is reset.

Overflow flag :- (OF)  
 It is set if the result is out of range.

Trap flag (TF) :-  
 One way to debug a program is to run the program one instruction at a time and see the contents of

used registers and memory variables after execution of every instruction. This process is called "Single Stepping" through the program. Trap flag is used for single stepping. If it is set, a trap is executed after execution of each instruction.

Interrupt flag (IF) :-

→ It is set a certain type of interrupt can be recognised by the 8086.

Direction flag (DF) :-

It is used with string address. If  $DF=0$  the string is processed from its beginning with the first element having the lowest address otherwise the string is processed from high address towards the lower address.

Register organisation :-

8086 has a powerful set of registers. It includes general purpose, special purpose, pointer and index registers.

General purpose registers :-

	15	8	7	0
AX	AH	AL		
BX	BH	BL		
CX	CH	CL		
DX	DH	DL		

8086 has 4 16-bit registers labelled as AX, BX, CX, DX. Each 16-bit general purpose register can be split into 2 - 8-bit registers. The letters L & H specify the lower & higher bytes of a particular register and X specifies the complete 16-bit register.


→ These are either used for holding data, variables and intermediate results temporarily.



- The register AX is used as 16-bit accumulator and it perform arithmetic and logical operations.
- BX is used as off-set storage for generating physical addresses incase of certain addressing modes.
- CX is used as default Counter incase of string & loop instructions.
- DX can be used as a port number in I/O operations.

### Segment registers

- 1MB memory is divided into segments with a maximum size of 64KB. 8086 allows 4 Segment registers at a time.



4- Segment registers are code segment (CS), data segment (DS), stack segment (SS), and extra segment (ES).

### Code - Segment :-

- It is 16-bit register containing the address of 64KB segment with processor instruction.
- The processor uses code segment for all accesses to instructions referred by IP register.
- It is used for addressing a memory location in the code segment of the memory, where the executable program is stored.

### Data - Segment :-

- It is 16-bit register containing the address of 64KB segment with program data.
- AX, BX, CX, DX and index registers SI, DI data is located in data segment.

### Stack Segment :-

- It is 16-bit register containing address of 64KB Segment with program stack.
- Stack pointer (SP) data and base pointer (BP) data located in the stack segment.
- It is used for addressing stack segment of memory.

### Extra Segment

- It is 16-bit register containing address of 64KB with program data. By default the processor assumes that the DI register references the ES segment in string manipulation instruction.
- ES segment contains the data.

### pointers & Index registers :-

The pointers IP, BP, SP usually contain off-sets within code, data and stack segments.

#### Stack point :-

It is a 16-bit address pointing to program stack in stack segment.

#### Base pointer :-

It is 16-bit register. It is used for off-set address.

#### Source Index :- (SI)


SI used for Indexed, based indexed and register indirect addressing as well as source data addresses in string manipulation instructions.

#### Destination Index (DI) :-

It is a 16-bit register. DI is used for Indexed, based-indexed and register indirect addressing as well as destination data address in string manipulation instructions.



pin diagram of 8086 :-



8086 Signals Can be Categorised into 3-groups

- 1) Signals having Common functions in both minimum and maximum mode.
- 2) Signals having Special functions for minimum mode.
- 3) Signals having Special functions for maximum mode.

Signals having Common function in both mode

AD0 - AD15 :- Act as address bus during 1st part of machine cycle and data bus for remaining part of the machine cycle.

A16/S6 - A19/S3 :- During the first part of the machine cycle these are used to output upper four bits of address. During remaining part of machine cycle these are used as status which indicates type of operation to be performed in that cycle. S3 & S4 indicate the segment register used as follows

$S_1$	$S_2$	Register
0	0	ES
0	1	SS
1	0	CS
1	1	DS

→  $S_2$  gives the Current setting of Interrupt flag and  $S_1$  is always 0.

$\overline{BHE}/S_2$  : [Bus high enable] At a time 2 transfer available. 1 byte or 2 bytes. Low on the  $\overline{SIN}$  during first part of the machine cycle indicates that atleast 1 byte of the Current transfer is to be made on higher order byte.  $AD_{15} - AD_8$ .

NMI : [Non-Maskable Interrupt] High go state signal low chip select

It is non-masable interrupt request

INTR :-

It is level trigger masable interrupt request.

CLK :- Clock

8086 requires clock signal from some external crystal control freq generator to synchronize internal operation

RESET :-

It clears PSW, instruction pointer, Data Segment, Extra Segment, Stack Segment and the Instruction Queue. It then sets CS to FFFFH.

READY :-

If this signal is low the 8086 enters into wait state.

TEST :-

This signal is only used by the wait instruction.

8086 enters into wait state until a low signal on the TEST pin.

$\overline{RD}$  :-  $\overline{RD}$  is a low whenever the 8086 is reading the data from memory or an I/O device.

$\overline{MN}/\overline{MX}$  :- The 8086 can be configured in either minimum mode or maximum mode using this pin.

$\overline{MN} = 0$  then Max mode perform  
 $\overline{MN} = 1$  then min mode perform



Signal definitions (24 to 31) for min mode

INTA :- This indicates recognition of an interrupt request.

ALE :- This signal is provided by 8086 to demultiplex the  $AD_0 - AD_{15}$  into  $A_0 - A_{15}$  &  $D_0 - D_{15}$

$\overline{DEN}$  (Data enable) :-

This signal informs the transceiver that the CPU is ready to send or receive the data.

DT/R :- (Data transmitter / Receiver)

Signal is used to control data flow direction. High on this pin indicates that 8086 is transmitting the data and low indicates that 8086 is receiving the data.

$M/\overline{IO}$  :-

If it is high indicates memory data transfer. If it is low indicates IO data transfer.

$\overline{WR}$  :-

$\overline{WR}$  is low whenever the 8086 is writing data into memory or IO device.

HOLD, HLDA :-

A high on HOLD pin indicates that another master is requesting to take over the system bus. On receiving the HOLD signal, the processor outputs HLDA signal high as an acknowledgement. At the same time, the processor tri-states the system bus. A low on HOLD gives the system bus control back to the processor. The processor then outputs low signal on HLDA.

Signal definition for max mode

$QS_1, QS_0$  :- These two output signals reflect the status of instruction queue.

$QS_1$	$QS_0$	Status
0	0	NOP
0	1	first byte of an op-code
1	0	Queue is empty
1	1	Subsequent byte of an op-code

$\overline{S_2}, \overline{S_1}, \overline{S_0}$  :-

These three status signal indicate the type of transfer to be take place during the Current bus cycle.

$\overline{S_2}$	$\overline{S_1}$	$\overline{S_0}$	Machine Cycle
0	0	0	Int ack (acknowledge)
0	0	1	I/O read
0	1	0	I/O write
0	1	1	halt
1	0	0	Inst. fetch
1	0	1	memory read
1	1	0	memory write
1	1	1	inactive. [doesn't perform any operation]

LOCK :- 0 bus master use the system bus

This signal indicates that the bus is not to be used by another processor.

$\overline{RQ}/\overline{GT_1}$  &  $\overline{RQ}/\overline{GT_0}$  :-

The maximum mode, HOLD & HLDA pins are replaced by  $\overline{RQ}/\overline{GT_1}$  &  $\overline{RQ}/\overline{GT_0}$ . By using bus request signal another master can request for the system bus and the processor communicate that the request is granted to the requesting master by using bus grant signal.



## Addressing modes :-

8086 has 8 addressing modes.

- 1) Immediate addressing mode
- 2) Register addressing mode
- 3) Direct addressing mode
- 4) Register Indirect addressing mode
- 5) Based addressing mode
- 6) Indexed addressing mode
- 7) Based Index addressing mode
- 8) Based Index with displacement

### Immediate addressing mode :-

The addressing mode in which the data operand is part of the instruction itself.

Eg:- `MOV CX, 4929H` (16 bit register  $\rightarrow$  CX 4929  $\rightarrow$  16 bit Number)  
`MOV AL, FFH` (8 bit register AL FF  $\rightarrow$  8 bit Number)  
`ADD AX, 2387H`

### Register addressing mode

In this the register is the source of an operand in the instruction.

Eg:- `MOV AX, CX` [Register]

### Direct addressing mode

The addressing mode in which the effective address of memory location is written directly in the instruction.

Eg:- `MOV AX, [592H]`

### Register indirect Addressing mode

This addressing mode allows data to be addressed at any memory through an offset address held in any of the following base pointers (BP) Destination

Index (DI), SI, BX

Eg:- `MOV AX, [BX]`

SI  $\rightarrow$  Source Index  
Register to address, add to it  
BX  $\rightarrow$  Base register

Suppose the register BX Contain 3895H then the Contents of 4895H move to AX

### Based addressing mode :-

In this addressing mode the off-set address of operand is given by Sum of Contents of BX/BP, register and 8/10 bit displacement. This displacement is added to Contents of a base register  $[BX + 8/10]$

### Indexed addressing mode


In this addressing mode the operand off-set address is found by adding Contents of SI (Source Index Register) or DI Register and 8-bit / 16-bit displacement

Eg:- `MOV BX, [SI+16]`

### Based Index addressing mode

In this A.M the off-set address of an operand is Computed by Summary of base register to the Content of Index register

Eg:- `ADD CX, [AX+SI]`



### Based Indexed with displacement :-

In this addressing mode the operand Off-Set addressing is Computed by adding the base register and Index register and 8/16 bit displacement.

Eg:- `MOV AX, [BX+DI+8]`  
`MOV CX, [BX+SI+16]`





Eg :-  $\text{MOV AX, [BX+DI+8]}$   
 $\text{MOV CX, [BX+SI+16]}$

### Minimum mode of 8086 :-

The 8086  $\mu$ p operates in minimum mode when  $\overline{\text{MN}}/\overline{\text{MX}} = 1$ .

→ In minimum mode, 8086 is only the processor in the system which provides all the control signals which are needed for memory operations & I/O interfacing.

→ Here the circuit is simple but it does not support multiprocessing.

→ The other components which are transceiver, latches, 8284 clock generator, 74138 decoder, memory and I/O devices are also present in the system.

→ The address bus of 8086 is 20-bit long by this we can access  $2^{20}$  bytes memory i.e. 1MB. Out of 20 bits, 16 bits  $A_0$  to  $A_{15}$  are multiplexed with a data bus.

→ By multiplexing, it means they will act as address line during the first T-state of the machine cycle and in the rest, they act as data line,  $A_{16}-A_{19}$  are multiplexed  $S_3-S_6$ .

### 8282 Latch :-

The latches are buffer D-flip flops. They are used to separate the valid address from the multiplexed address/data bus. By using the control signal ALE which is connected to strobe (STB) of 8282. The ALE is active high signal, here 3 latches are required because the address is 20 bits.

### 8286 transceiver :-

They are bidirectional buffer and also known as data amplifiers. They are used to separate valid data from multiplexed address and data bus.

Two transceivers are needed because the data bus is 16-bit. 8286 is connected to  $DT/\overline{R}$  and  $\overline{DEN}$  (data enable) signals. They are enabled through the  $\overline{DEN}$  signal. The direction of data on the data bus is controlled by the  $DT/\overline{R}$  signal.  $DT/\overline{R}$  is connected to  $T$  and  $\overline{DEN}$  is connected to  $\overline{OE}$ .

$\overline{DEN}$	$DT/\overline{R}$	Action
1	X	Transceiver is disabled
0	0	Receive data
0	1	Transmit data

Direction of data flow

- At the time of data transfer to enable output of transceiver its  $\overline{OE}$  (output enable) should be low. This is accomplished by connection of  $\overline{DEN}$  signal of 8086 to  $\overline{OE}$  pin of 8286. Since  $\overline{DEN}$  signal goes low then when CPU is ready to send or receive the data.
- $M/\overline{IO} = 1$  then memory transfer is performed over the bus and  $M/\overline{IO} = 0$  then I/O operation is performed.
- $\overline{RD}$  indicates that 8086 is performing read data or instruction fetch process is occurring. During read operations one other control signal is also used. Which is  $\overline{DEN}$  and it indicates the external devices when they should put data on the bus.
- Control signals for all operations are generated by decoding  $M/\overline{IO}$ ,  $\overline{RD}$ ,  $\overline{WR}$ . These are decoded by using 74138 328 decoder.


$M/\overline{IO}$	$\overline{RD}$	$\overline{WR}$	Action
1	0	1	Memory read
1	0	0	Memory write
0	0	1	I/O read
0	1	0	I/O write




## 8284 Clock generator :-

8284 Clock generator does the following function

- clock generation
- RESET Synchronization
- READY Synchronization
- peripheral clock generation



# Maximum mode of 8086 :-



- A processor is in the maximum mode Configuration of 8086 when its  $MN/\overline{MX}$  pin is grounded
- In this the processor derives the status signal  $S_1, S_2, S_0$ . Another chip called bus controller derives the Control Signal using this status information.
- In the maximum mode there may be more than one microprocessor in the system Configuration
- The Components in the system are same as in the minimum mode system.



→ The basic function of the bus Controller chip IC 8288, is to derive Control Signals like  $\overline{RD}$  and  $\overline{WR}$ ,  $\overline{DEN}$ ,  $\overline{DT/\overline{R}}$ ,  $\overline{ALE}$  etc. using the information by the processor on the status lines.

→ The bus controller chip has input line  $\overline{S_2}$ ,  $\overline{S_1}$ ,  $\overline{S_0}$  &  $\overline{C/K}$ . These inputs to 8288 are driven by CPU.

→ It derives the outputs  $\overline{ALE}$ ,  $\overline{DEN}$ ,  $\overline{DT/\overline{R}}$ ,  $\overline{MRDC}$ ,  $\overline{MWTC}$ ,  $\overline{AMWC}$ ,  $\overline{IORC}$ ,  $\overline{IOWC}$  and  $\overline{AIOWC}$ .

→  $\overline{INTA}$  pin used to issue two acknowledge pulses to the interrupt Controller or to an interrupting device.  $\overline{IORC}$ ,  $\overline{IOWC}$  are I/O read and I/O write Command Signals. These Signals enable an I/O interface to read or write data from or to the address bus.

→ The  $\overline{MRDC}$ ,  $\overline{MWTC}$  are memory read Command and memory write Command used as memory read and write signal.

→ For both these write Command Signals the advanced Signals namely  $\overline{AIOWC}$  and  $\overline{AMWC}$  are available.

Status inputs			CPU Cycle	8288 Command
$\overline{S_2}$	$\overline{S_1}$	$\overline{S_0}$		
0	0	0	Int Ack	$\overline{INTA}$
0	0	1	Read I/O port	$\overline{IORC}$
0	1	0	Write I/O port	$\overline{IOWC}$ , $\overline{AIOWC}$
0	1	1	Halt	None
1	0	0	Inst. fetch	$\overline{MRDC}$
1	0	1	Read memory	$\overline{MRDC}$
1	1	0	Write memory	$\overline{MWTC}$ , $\overline{AMWC}$
1	1	1	inactive	None

→ Here the only difference b/w min & max mode is the status signals used and available control and advanced Command Signals.


## Interrupts in 8086 :-

→ While the microprocessor is executing a program an interrupt breaks the normal sequence of execution of instruction, divert its execution to some other program called ISR. ISR is a special program to instruct the  $\mu p$  on how to handle the 'interrupt'. After executing control returns to back again to the main program.

→ The processor can be interrupt in the following ways.

- (i) By an external signal generated by a peripheral
- (ii) By an internal signal generated by a special instruction in the program.
- (iii) By an internal signal generated due to an exceptional condition which occurs while executing an instruction.

## Types of Interrupt :-



## Hardware interrupt :-

Hardware interrupt are caused by any peripheral device by sending a signal through a specified pin to the microprocessor. They are 2 interrupt in 8086

(i) NMI (Non-maskable interrupt)

(ii) INTR (Interrupt Request)



NMI :- It is a single pin non-maskable interrupt which can not be disable

- It is the highest priority interrupt in hardware interrupt
- It is type-2 interrupt

INTR :-

INTR provides the single request. It is activated by IO port.

- This can be masked or delayed that's why this is called maskable interrupt.

Software interrupt :-

The SW interrupt can be generated by inserting the instruction INT within the program.

- They are 256 types of SW interrupts in 8086
- In 8086 format INT type ranges from 00H - FFH
- Starting address ranges from 00000H - 003FFH

8086 interrupt Vector table

8086 interrupt Vector Table		003FFH
255	Available for user	
1		
...		
32		
31	Reserved for Advanced micro processor	
...		
5		
Type 4 interrupt		
Type 3 interrupt	Break point interrupt	
Type 2 interrupt	Non-maskable interrupt	
Type 1 interrupt	Single Step interrupt	
Type 0 interrupt	Divide error interrupt	
		00000H

purpose of debugging  
power failure  
and

$\frac{1}{8} = 128 \leftarrow$   
 $\downarrow$   
error

00000H

purpose of debugging  
power failure  
Cond

1/8 = 128 = 128

### Type 0 interrupt :-

It corresponds to divided by '0'  
→ When the Quotient from division instruction is too large 8086 will automatically execute type 0 interrupt

### Type 1 interrupt :-

Single step execution for de-bugging the program  
→ In this instruction the processor will execute one instruction and wait for further instruction

### Type 2 interrupt :-

→ It represents NMI and it is used in power failure condition

### Type 3 interrupt :-

→ It is used for de-bugging the program

### Type 4 interrupt :-

→ It is overflow interrupt. It is used for check overflow condition after any signed arithmetic operation in the system.

### Interrupt priority :-

Interrupt	priority	To interrupt another ISR
INT n	1	Can interrupt any ISR
NMI	2	Can interrupt any ISR
INTA	3	only execute if $IF \& TF = 0$
Single step	4	only execute if $IF \& TF = 0$