CMOS NAND Grate: (AB) 100 slding mod sd lliw sont
TO STANDED SHOWN DESCRIPTION OF A LINEAR STANDARD
THE PROPERTY OF THE PROPERTY OF THE PARTY OF
(A2) (A, r 2 , A)
· When A=OV, B=+SV. The Ham data O, 6 Gy will b
ON and 62 & 6 2 poil play off the output & from
When A=SV and B=DV the tanultury of and
be of F and Os will be ON then the one EMM
When A = SV and B = SV, NP remarkly Chan O will !
Urt and Os and OL will be ON then the order
unit-3(topic)

-	1	1	1	_			
A	В	Q1	Qr	Q3	Q4	Output	ŀ
0	0	ON	ON	OFF	OFF	1	T
0	1	ON	OFF	OFF	ON	1	
1	0	OFF	ON	ON	OFF	1	
1	1	OFF	OFF	ON	ON	0	
			-	-			F

[·] In the above figure Q1 and Q2 are connected in parallel and Q3 and Q4 are connected in series.

The transistor Quand Qz are PMOS transistors and Q3 and Q4 are NMOS transistors. For two inputs A & B.

There will be four passible combinations such as "Oo" or '10', '11'. When A=OV, B=OV. The transistor Q, EQ2 are will be ON Qs, Qu will be OFF then the output becomes 1 high (5V). · When A=OV, B=+5V. the transistors Q14 Q4 will be ON and Q2 & Q3 will be OFF then the output becomes (5V) (high). · When A=5V and B=0V, the transistors Q2 and Q4 will be OFF and Q1 and Q3 will be ON then the output becomes 1 high (5v). · When A = 5 V and B = 5 V, the transistors Quand Qz will be OFF and Q3 and Q4 will be ON then the output becomes O low (ov). CMOS NORgate: (A+B) B BI BY BY CHELL 1 00 00 970 NO 19/P Q3 40 MQ Q4 370 . In the above figure Or and Oz are connected in parallel and Q3 and Q4 are connected in series. The Handletor Quand at are PMOS transitors and

and a 1 to provide some of him &

Truth Table:

-	_	-			-	1907 911 7
	B	Qi	Qr	Q_3	Q4	Output
1	0	ON	ON	OFF	OFF	1 Liver Dinner
-	19	.01	OFF	OFF-	GN	in sequential circuit -
						A Amang of no who
						non past inget value

Unit 4 Sequential Digital Circuits

- In the above figure Quand Q2 transistors are connected in parallel.
- · The transistors Quand Q2 are called PMOS transistorand Q3 and Q4 transistors are called NMOS transistor.
- There are two inputs (A, B) in the CMOS NOR circuit. For the two inputs A and B there will be four possible combinations.

 such as '00', '01', '10', '11'.
- When the inputs A=0V, B=0V the transistors $Q_1 \in Q_2$ will be $Q_1 \in Q_2$ will be $Q_2 \in Q_3 \in Q_4$ will be $Q_3 \in Q_4$ will be $Q_4 \in Q_4$ output becomes 1 high (5V).
- When the inputs A=OV, B=5V. the transistor Q1 & Q4 will be OFF then the output become O love (OV)
- When the inputs A=5V, B=0V the transistors Q, EQ4 will be OFF and Q2 EQ3 will be ON then output becomes Olow (OV).
- When the inputs A=5V, B=5V, the transistors Q1EQ2 Will be OFF and Q3EQ4 will be ON then the Output becomes O low (OV).

Sequential Digital Circuits Truth Table ; Flip Flops Segential Circuiti. 1 770 770 110 110 000 In sequential circuit the output variables depend not only on the present input variables but they also depend upon past input variables 110 370 770 1 Memory unit is required to store the past inputs in the sequential circuit.

examples are flipflops, serial radder, register, counter Block diagram. (1 bit storage) watermart 10 box 20 Inputs to Complia tonality of air (a. A.) papara of pa spatts

chronity of air and a long A study of owl

component of Memory of study of sale and a study of sale and sale and sale are sale are sale and sale are sale and sale are sale and sale are sale and sale are sale are sale and sale are sale are sale and sale are The above diagram shows the block diagram of sequential circuit and memory elements are connected Triggering (menhaliphana and) Triggering (means changing)
The momentary change (low-high-low) in the output is. called trigger. (VO) woll wood duque

There are two types of triggering (i) Level Triggering (ii) Edge Triggering the set of the In the level triggering the output state is allowed to change according to inputs. When an active level Ceither eve or -ve) is maintained at the enable input. There are two types of level triggering. (a) Positive level triggering (b) Negative level triggering The output of circuit response to input changes only when Robbitive Level Triggering:

Circuit is enabled only when enable

i/p is high the enable input is 1 (high) to sole svilopor to place 98 Flightep. Negative Level Triggering. of tis low. The output of circuit response to input changes only when it's enable input is O (low). Edge Triggering: In the edge triggering the output response to the changes in the input only at the positive or negative edge of the clock pulse at the clock input-There are two types of triggering DNegative edge triggering

Positive Edge Triggering (Rising) with out on som Here the output response to the changes in the input only at positive edge of the clock pulse at clock input In the level triggering the output state is allowed to Negative Edge Triggering: (falling)

Here the output response to the changes in the input only at negative edge of the clock pulse at clock input. Olp responds only at the -ve Olp responds only at the edges of the pulse Negotive Level Siggering. SR Flipflop. 5R Blockdiagram: 5--Flipflop Q Edge Triggering - In the edge triggering the ditput exporte & the change deline input on the painter or regative edge of the etch pulse at the clerk inpute = 8 have are two types bytog NAN gates was out or and

Truth Table: 1 X dop't care 0' of 1 nime soon it (Present State) (Next State) dockpube 5 of nochange Reset Set 7 in determinate Flipflop is one bit storage device positive edge triggered

SR flipflop output response to Sand R inputs only at Positive edges of the clock pulse.

At any other instants of time the S.R flipflop will not response

to the changes in input.

Case1: If s=0, R=0 and the clock pulse is applied the output do not change i.e., Qn+1=Qn

Case 2: If s=0, R=1 and the clock pulse is applied then Qn+1=0. This state is called reset state.

Case 3: If s=1, R=0, the clock pulse is applied then Qn+1=1. This state is called set state.

Case 4: If S=1, R=1, the clock pulse is applied then

it is undeterminate state. So this state is called indeterminate state. JK Flipflop: Block diagram: Truth Table . Qn+1 Of O to reset 19119 to also stupie of a dispose only at of diagon futtor gogetiff Toggle State Logic Diagram: curput do not change in 2011= Och auc?: If s=0, ht and the clock pulse is appled then ania = 0. This state is called react state. aves If s= 11. R=0 the lock pulse is applied then On+1=1. This date is cated set state Caset : If S=1, R=1 the clock puble

k-map Simplification . I all a bold problind stand ont. TE JE JE JEUgni C Lord golbgin A-8 stl an orton 14 toll ant Don't Eant moit. that the both inputs are some feel output of the change or it is invalid. O-Flipflop (Delay) it snotostlypo lostony gran nI Love to top topic best best on to for by posteing three application of each other their Truth Table in CP DO Qn+1 thust sit most O-input at the roal going engo of the clock pulses. Hend ting Elander to Dispose of D- Slipsiop is Quit Inol The culput is delayed by I telder ferlad . So, D-flipflap is known as delay flipflop. Logic Diagram. D-flipflop using NAND Grate CP OT 140 TO T 000 X 0 D 0 0 0 0 00 , On+1 0 0 0 10 10 0 Input & Output wave forms

- . The basic building block of D-flipflop is S-R Slipflop. The S-R slipslop has 2 input Sand R.
- · From the truth table of S-R flipflop we can realize that the both inputs are same the output either doesno change or it is invalid.
- · In many practical applications these inputs conditions are not required. These input conditions can be avoided for by making them compliment of each other. This
- modified s-R flipflop is known as D-flipflop. · From the truth table for D-flepflop anti-function follows D-input at the positive going edges of the clock pulses.

Hence the characteristic equation of D-flipflop is Qn+1=D The output is delayed by I clock period. So, D-flipflop is known as delay flipflop. Lose Diagram .

T-flipflop:


TCPJ	PRI	T-Q
k	-Q CP	Q
Truth Table:		

0	0
1	1
0	1
	0

Logic Diagram: Marker-Slave III The lighting. Do 0 CP TITE * It could of docked It & flip flop dd , a marter and clocked 3-k dispolop as a slave The output of the master tliptlip is ted on an input to the stave time? · T flipflop is also known as toggle flipflop. The Taflipflop is a modification of the Jak flipflop. To flipflop is obtained from J-k flipflop by connecting both inputs J & k together.

When T=0 there is no change in the output. When T=1 the output is toggles.

Master-Slave J-k flipflop".



Scriptore distributed and Control

· It consists of clocked J-k flipflop as a master and clocked J-k flipflop as a slave. The output of the master flipflop is fed as an input to the slave flipflip. As shown in the figure the clock signal is connected directly to the master flipflop but it is connected directly to the master flip flop but it is connected directly to the master flip flop but it is connected directly to the master flip flop but it is connected directly to the master flip flop but it is connected inputs is transmitted to the output of master flipflop on the positive clock pulse and it is held their until the negative clock pulse occurs after which it until the negative clock pulse occurs after which it is allowed to pass through to the output of slave.


· When J=1, k=0 the master sets on positive clock the high output of master drives the J input of

of slave so at negative clock slave set copying. The action of master when J=0, k=1 the master resets on positive clock, the high output of master goes to the k-input of the At the negative clock slave resets again copying the action of the master. When J=1, k=1 master toggles on the positive clock and slave then copies the output of master on the negative clock.

. When J=0, k=0 the output of master remains same at the positive clock, so the output of slave also

remains same at the negative clock.

Excitation Tables: Excitation Table SR flipflop Qn+1 5 OIP Qn R X 0 0 010 No 0 0 00 1 0 0 reset set 1 0 indeter 101



the shifting of the distri Leftsift register: the clock pulie. ON D3 D3 D8 D8 Q1 P1 Q0 D0 Pin 1 Phina Philipping The above signif shows the four bill left and Equitorin this four flip Slope one weed to Antiques four bits serially CP Q3 Q2 Q1 Q0 Din initial 0 0 0 0 0 1
 1
 0
 0
 0
 1
 1

 1
 0
 0
 1
 1
 1

 1
 1
 1
 1
 1
 1
 output of first flipflop will be transferred to the CP of both WE to 4 who was portal Hisporish will be transforted to the third one and so on Quitad live political to the to Aughor at gillering Q1 La contrata Register on the Q3-Qy-If the data is shifted into Output of the register then it is called shift register.

· The shifting of the data has been done based on the clock pulse.

· The data can be shifted in a register from left to

right and right to left serially.


· The above tigure shows the four-bit left sift register, in this four flip flops are used to store four bits serially.


· Serial data applied at first flip flop and output of the first flip flop is given as input to the next flip flop.

tlipflop.

· At the negative edge of each clock pulse a new bit will be transferred into the first flipflop during this condition already available data at the output of first flipflop will be transferred to the second flipflop, the output of the second flipflop will be transferred to the third one and so on. finally, the output of the last flip flop will be shifted

Shift Right Register:





· When second negative clock edge reaches then it sets Qz and the register contents becomes 1200.

· When third negative clock-edge reaches then it set, the QI then the register content becomes 1110.

· When fourth negative clock edge reaches sets the Qo then register content becomes 1111.

Parallel In Parallel Out Register: Parallel Ilp

Parallel Output

The above figure shows four bit parallel in parallel out register.

For this register only one clock-pulse is needed to transfer the bits.

In this register we enter the inputs parallely at a time the autout comes parallely.

These type of registers are used in bi-directional data transfer.

Registers: They are used to store data in the form of 0's a 1's. > 11 number of bits 19 100 sit bis . Jug 100

When recoud negative dilp this flip flops it again brosse non w

Counters - JKET flipflops in-. A counter is a register capable of counting the no. of clock pulses arriving at its clock input-. On arrival of each clock pulse the counter is incremented by 1. · In case of down counter it is decremented by 1. . The n-bit counter has n'- number of flipflops and it has 2" states of outputs. · For example 2-bit counter has 2 flipflops and it has 2=4 HO- of different states. (00,01,10,11). · The maximum count in the counter is 27-1. · After reaching the maximum count the counter resets to zero on arrival of next clock pulse and it starts counting again. · The total no of counting state is called modules. for example Mod 6 counter counting the states from · There are two types of counters. (i) Synchronous Counter (ii) Asynchronous Counter Synchronow Counter. When counter is docked such that each flipflop in the counter is triggered at the same time, then the counter is called synchronous counter. Adynchronous Counter: (Ripple Counter) Asynchronous counter consists of a series connection of complementing flipflop with the output of

each flipflop connected to clock input of next high order flipflop. Idago vidago sa istomos A. 2-bit Asynchronous Counter.


2-bit Asynchronous Counter.

15B, Logic 1

The Counter of the Count CP - Walter out to the Country had significant to the country had a significant to the country had 2=4 BO-of different apple (00,01,10,11). The maximum country founder oft. · After reaching the modimum count the counter reache to zero in arrival of next cleek publications it starts counting again. O to 5.


The total not 6 counter counting in (00) to man for example mod 6 counter counting in (00) to man o to 5. Stage 0 1 2 3 tig . Timing diagram of 2-bit countered workstrongy? · The figure shows the 2-bit asynchronous counter using Jk flipflops. saragent is ratavos ant ai · The clock signal is connected to clock input of only notifiest stage flipflop slope (Ripple (golf flipflop) · The clock input of second stage F. F is triggered by

QA output of 1st stage. . The transistion (change) of input clock pulse and transition of QA output of 1st stage can never occur at the same time. So two flipflop are never triggered simultaneously which results in asynchronous counter operation. The second figure shows timing diagram or output wave forms. It illustrates the change in the state of flipflop outputs in response to the clock. · Jand k inputs of each flipflop is always high hence the output will toggle for each negative edge of the 3-bit (or) Mod 8 Asynchronous Counter. clock input. ka Qa MS-B (110)1(111) (000) (001) (010) (011) (100)



AB CD	ē5	ZD	CO	CD	
AB	I	D	1	1	
AB	U	1.	1	1/	
AB					
AB	IT	to			

BC+A




wave forms:	2 0 0	10000000000000000000000000000000000000	Qo stratuo O str
OB	a basubay	al addit no	for 4-bit ring
D-input of in fed back. The CLR following to 1. and	f next stag to input of lowed by Pr	stage is considered and outputs affirst stage. It makes the reaches are server and are server are s	nected to the t of last stage e output of first re D. 1 and remaining

outputs are zero according to the clock plue applied at the clock input C.P.

- · A sequence of four states are produced these states are listed in the truth table.
- · In this truth table 1 is always retained in the country and simply shifted around the ring advancing one stage for each clock pulse.
- · In this case four stages of flipflop are used. So a sequence of four states is produced and repeated.

4-bit Synchronous Counter.



- · 4 bit synchronous counter contains 4 flipflops. It counts
 from 0 to 15 states.
- · The logic diagram JA= kA=1 and hence QA changes state at every negative edge of the clock.
- QB changes its state only when QA=1 other wise

it maintains the previous state. The condition for Qc becomes 9 when QB and QA=1 This condition is make by using an AND gate and output of this AND gate is applied to the Ic and ke of the flipflop C. . Whenever both QA & QB are high the output AND gate makes the Jand k inputs of flipflops and cis high and it toggles that is it changes it from · ap is high only when Qc, QB and QA are high at the 15th clock pulse QD is high. After its QD changes its state from 1 to 0. QA Qc Qo

