www.ti.com.cn

# 具有集成场效应晶体管 (FET) 的 4.5V 至 16V 输入,高电流,同步降压 3 路直流至直流转换器

查询样品: TPS652510

# 特性

- 宽输入电源电压范围:4.5V-16V
- 0.8V, 1% 精度基准
- 持续加载: 3A(降压1),2A(降压2和降压3)
- · 最大电流: 3.5A(降压 1),2.5A(降压 2 和降压 3)
- 同步操作,由外部电阻设置的 300kHz 2.2MHz 开 关频率
- 具有内置电流源的外部使能引脚以实现简便排序

- 外部软启动引脚
- 外部电阻设置的可调节逐周期电源限制
- 具有简单补偿电路的电流模式控制
- 自动低脉冲跳跃 (PSM) 电源模式,可实现一个优于 2% 的输出纹波
- 支持预偏置输出
- 电源正常监控器和复位发生器
- 小型,高效散热的 40 引脚 6mm x 6mm RHA(四 方扁平无引线 (QFN)) 封装
- -40°C 至 125°C 的结温范围

# 说明/订购信息

TPS652510 是一款具有 3 个降压转换器的电源管理集成电路 (IC)。 集成了高侧和低侧金属氧化物半导体场效应晶体管 (MOSFET) 以提供效率更高的完全同步转换。 这个转换器被设计成在使设计人员能够根据目标应用来优化他们的用法的同时,简化它的应用。

此转换器可运行在 5V, 9V, 12V 或 15V 系统中。 此输出电压可在外部由一个电阻分压器设定为 0.8V 至输入电压减去转换器路径上阻性压降所得值之间的任一电压值。 每个转换器特有使能引脚,此引脚允许一个针对排序用途的延迟启动,通过选择软启动电容来实现可调软启动时间的软启动引脚,和一个电流限制 (RLIM) 引脚,此引脚使得设计人员能够通过选择一个外部电阻器来调整电流限值,并且优化电感器的选择。 所有转换器运行在"断续模式"中:一旦在任何一个转换器中感测到持续时间超过 10ms 的过流情况,它们将被关断 10ms,然后将重试启动序列。 如果过载已经被移除,此转换器将斜升并且正常运转。 如果情况不是这样,此转换器将感测到另外一个过流事件,再次关断,并且在此故障被消除前,重复此循环(断续)。 如果过载情况持续时间少于 10ms,那么只关断并重启动受到影响的相关转换器,而不会出现全局断续模式。

这些转换器的开关频率由一个连接至 ROSC 引脚的外部电阻器设定。 开关稳压器被设计成在 300kHz 至 2.2MHz 的频率范围内运行。 于是,这些转换器以 180°相位差运行,以大大减少输入滤波需求。 所有转换器具有峰值电流模式控制,此控制可简化外部频率补偿。

此器件具有一个内置的斜率补偿斜坡,以防止峰值电流模式控制中的次谐波振荡。一个传统类型 II 补偿网络能够稳定系统并实现快速瞬态响应。此外,一个与反馈分压器的上层电阻并联的可选电容器多提供一个零值,并使得分频频率超过 100kHz。

所有转换器特有一个自动低功率脉冲频率调制 (PFM) 跳跃模式,此模式提升了轻负载和待机运行期间的效率,而与此同时又保证一个极低的输出纹波,从而在低输出电压上实现一个少于 2% 的值。

此器件组装有一个过压瞬态保护电路来大大减少电压过冲。 过压保护 (OVP) 特性通过执行一个电路来大大减少输出过冲,此电路将 FB 引脚电压与 OVP 阀值(内部电压基准的 109%)相比较。 如果 FB 引脚电压大于 OVTP 阀值,高侧 MOSFET 被禁用,从而防止电流流入输出,并且大大减少输出过冲。 当 FB 电压下降至低于 OVP 较低阀值(为内部电压基准的 107%)时,高侧 MOSFET 可接通下一个时钟周期。



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



TPS652510 特有一个监控电路,此电路监控每个降压转换器的输出,而 PGOOD 引脚在排序完成时置位。 PGOOD 引脚是一个开漏输出。 这个 PGOOD 引脚在任一降压转换器被下拉至低于标称输出电压值的 85% 时下拉为低电平。 当所有转换器输出大于其标称输出电压值的 90% 以上时,PGOOD 被上拉。 缺省复位时间为 100ms。 PGOOD 的极性为高电平有效。

此器件执行一个内部热关断来在结温超过 **160°C** 时保护其自身不受损坏。 当结温超过热跳变阀值时,此热关断强制器件停止运行。 一旦裸片温度减少至低于 **140°C**,此器件重新启动加电序列。 热关断滞后值为 **20°C**。

# 订购信息(1)

T <sub>A</sub>	封装 <sup>(2)</sup>		正面标记	
-40℃ 至 125℃	40 引脚 (QFN) - RHA	2500 卷带	TPS652510RHAR	TPS652510

<sup>(1)</sup> 如需了解最新的封装和订购信息,敬请参阅本文档末尾的"封装选项附录",或者查看 TI 网站www.ti.com。

<sup>(2)</sup> 封装图样、热数据和符号可从网站www.ti.com/packaging中获取。






This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.


ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

# **FUNCTIONAL BLOCK DIAGRAM**






# **TYPICAL APPLICATION**



# **PIN OUT**





# **TERMINAL FUNCTIONS**

NAME	NO.	I/O	DESCRIPTION
RLIM3	1	- 1	Current limit setting for Buck3. Fit a resistor from this pin to ground to set the peak current limit on the output inductor.
SS3	2	I	Soft start pin for Buck3. Fit a small ceramic capacitor to this pin to set the converter soft start time.
COMP3	3	0	Compensation for Buck3. Fit a series RC circuit to this pin to complete the compensation circuit of this converter.
FB3	4	ı	Feedback pin for Buck3. Connect a divider set to 0.8 V from the output of the converter to ground.
UC	5		Unused pin, connect to ground
ROSC	6	ı	Oscillator set. This resistor sets the frequency of internal autonomous clock.
FB1	7	I	Feedback pin for Buck1. Connect a divider set to 0.8 V from the output of the converter to ground.
COMP1	8	0	Compensation pin for Buck1. Fit a series RC circuit to this pin to complete the compensation circuit of this converter.
SS1	9	ı	Soft-start pin for Buck1. Fit a small ceramic capacitor to this pin to set the converter soft-start time.
RLIM1	10	I	Current limit setting pin for Buck1. Fit a resistor from this pin to ground to set the peak current limit on the output inductor.
EN1	11	I	Enable pin for Buck1. A high signal on this pin enables the regulator Buck. For a delayed start-up add a small ceramic capacitor from this pin to ground.
BST1	12		Bootstrap capacitor for Buck1. Fit a 47-nF ceramic capacitor from this pin to the switching node.
VIN1	13	I	Input supply for Buck1. Fit a 10-µF ceramic capacitor close to this pin.
LX1	14, 15	0	Switching node for Buck1
LX2	16, 17	0	Switching node for Buck2
VIN2	18	I	Input supply for Buck2. Fit a 10-µF ceramic capacitor close to this pin.
BST2	19		Bootstrap capacitor for Buck2. Fit a 47-nF ceramic capacitor from this pin to the switching node.
EN2	20	I	Enable pin for Buck2. A high signal on this pin enables the regulator. For a delayed start-up add a small ceramic capacitor from this pin to ground.
RLIM2	21	ı	Current limit setting pin for Buck2. Fit a resistor from this pin to ground to set the peak current limit on the output inductor.
SS2	22	1	Soft-start pin for Buck2. Fit a small ceramic capacitor to this pin to set the converter soft-start time.
COMP2	23	0	Compensation pin for Buck2. Fit a series RC circuit to this pin to complete the compensation circuit of this converter.
FB2	24	ı	Feedback input for Buck2. Connect a divider set to 0.8 V from the output of the converter to ground.
F_PWM	25		Forces PWM operation in all converters when set high. If low converters will operate in automatic PFM/PWM mode.
UC	26		Unused pin, connect to ground
PGOOD	27	0	Power good. Open drain output asserted low after all converters and sequenced and within regulation. Polarity is factory selectable (active high default).
V7V	28	0	Internal supply. Connect a 4.7-µF to 10-µF ceramic capacitor from this pin to ground.
V3V	29	0	Internal supply. Connect a 3.3-µF to 10-µF ceramic capacitor from this pin to ground.
UC	30		Unused pin, connect to ground
UC	31		Unused pin, connect to ground
UC	32		Unused pin, connect to ground
UC	33		Unused pin, connect to ground
UC	34		Unused pin, connect to ground



# **TERMINAL FUNCTIONS (continued)**

NAME	NO.	I/O	DESCRIPTION
UC	35		Unused pin, connect to ground
LX3	36, 37	0	Switching node for Buck3
VIN3	38	1	Input supply for Buck3. Fit a 10-µF ceramic capacitor close to this pin.
BST3	39	I	Bootstrap capacitor for Buck3. Fit a 47-nF ceramic capacitor from this pin to the switching node.
EN3	40	I	Enable pin for Buck3. A high signal on this pin enables the converter. For a delayed start-up add a small ceramic capacitor from this pin to ground.
PowerPAD			PowerPAD. Connect to system ground for electrical and thermal connection.

# **ABSOLUTE MAXIMUM RATINGS (1)**

over operating free-air temperature range (unless otherwise noted, all voltages are with respect to GND)

		,	
	Voltage range at VIN1, VIN2, VIN3, LX1, LX2, LX3	-0.3 to 18	V
	Voltage range at LX1, LX2, LX3 (maximum withstand voltage transient < 10 ns)	-3 to 18	V
	Voltage at BST1, BST2, BST3 referenced to LX pin	-0.3 to 7	V
	Voltage at V7V, COMP1, COMP2, COMP3	-0.3 to 7	V
	Voltage at V3V, RLIM1, RLIM2, RLIM3, EN1, EN2, EN3, SS1, SS2, SS3, FB1, FB2, FB3, F_PWM, PGOOD, ROSC	-0.3 to 3.6	V
TJ	Operating junction temperature range	-40 to 125	°C
T <sub>STG</sub>	Storage temperature range	-55 to 150	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute—maximum—rated conditions for extended periods may affect device reliability.

# RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
VIN	Input operating voltage	4.5	16	V
T <sub>A</sub>	Junction temperature	-40	85	°C

# **ELECTROSTATIC DISCHARGE (ESD) PROTECTION**

	MIN	MAX	UNIT
Human body model (HBM)	2000		V
Charge device model (CDM)	500		V

# PACKAGE DISSIPATION RATINGS(1)

PACKAGE	θ <sub>JA</sub> (°C/W)	T <sub>A</sub> = 25°C POWER RATING (W)	T <sub>A</sub> = 55°C POWER RATING (W)	T <sub>A</sub> = 85°C POWER RATING (W)
RHA	30	3.33	2.3	1.3

- (1) Based on JEDEC 51.5 HIGH K environment measured on a 76.2 x 114 x 0.6-mm board with the following layer arrangement:
  - (a) Top layer: 2 Oz Cu, 6.7% coverage
  - (b) Layer 2: 1 Oz Cu, 90% coverage
  - (c) Layer 3: 1 Oz Cu, 90% coverage
  - (d) Bottom layer: 2 Oz Cu, 20% coverage



# **ELECTRICAL CHARACTERISTICS**

 $T_J = -40$  °C to 125 °C,  $V_{IN} = 12$  V,  $f_{SW} = 500$  kHz (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT SUPP	LY UVLO AND INTERNAL SUPPLY VOLTA	AGE				
V <sub>IN</sub>	Input voltage range		4.5		16	V
IDD <sub>SDN</sub>	Shutdown	EN pin = low for all converters		170		μΑ
$IDD_Q$	Quiescent	Converters enabled, no load Buck1 = 1.2 V Buck2 = 1.8 V Buck3 = 3.3 V T <sub>A</sub> = 25°C, F_PWM = Low		600		μΑ
	Quiescent, forced PWM	Converters enabled, no load F_PWM = High, L = 4.7 µH		18		mA
UVLO	V <sub>IN</sub> under voltage lockout	Rising V <sub>IN</sub> Falling V <sub>IN</sub>		4.22 4.1		V
UVLO <sub>DEGLITCH</sub>		Both edges		110		μs
V <sub>3V</sub>	Internal biasing supply	$I_{LOAD} = 0 \text{ mA}$	3.2	3.3	3.4	V
I <sub>3V</sub>	Biasing supply output current	$V_{IN} = 12 \text{ V}$		5.5	10	mA
V <sub>7V</sub>	Internal biasing supply	$I_{LOAD} = 0 \text{ mA}$	5.63	6.25	6.88	V
I <sub>7V</sub>	Biasing supply output current	V <sub>IN</sub> = 12 V			10	mA
		Rising V7V		3.8		
V7V <sub>UVLO</sub>	UVLO for internal V7V rail	Falling V7V		3.6		V
V7V <sub>UVLO_DEGL</sub>	ITCH	Falling edge		110		μs
	ERTERS (ENABLE CIRCUIT, CURRENT LI	MIT, SOFT-START AND SWITCHIN	NG FREQUENC	CY)		
V <sub>IH_ENx</sub>	Enable threshold high	V3p3 = 3.2 V - 3.4 V, V <sub>ENx</sub> rising	1.55		1.82	V
V <sub>IH</sub>	Enable high level	External GPIO	0.66 x V3p3			V
$V_{IL\_ENx}$	Enable treshold low	V3p3 = 3.2 V - 3.4 V, V <sub>ENx</sub> falling	0.98		1.24	V
$V_{IL}$	Enable low level	External GPIO			0.33 x V3p3	V
ICH <sub>EN</sub>	Pull up current enable pin			1		μΑ
$t_D$	Discharge time enable pins	Power-up		10		ms
I <sub>SS</sub>	Soft-start pin current source			5		μΑ
F <sub>SW_BK</sub>	Converter switching frequency range	Set externally with resistor	0.3		2.2	MHz
R <sub>FSW</sub>	Frequency setting resistor		50		600	kΩ
f <sub>SW_TOL</sub>	Internal oscillator accuracy	$f_{SW} = 800 \text{ kHz}$	-10		10	%
FEEDBACK,	REGULATION, OUTPUT STAGE		1			
$V_{FB}$	Feedback voltage	V <sub>IN</sub> = 12 V , T <sub>A</sub> = 25°C	-1%	0.8	1%	V
- LD	. Journal Voltage	$V_{IN} = 4.5 \text{ V to } 16 \text{ V}$	-2%	0.8	2%	٧
t <sub>ON_MIN</sub>	Minimum on time (current sense blanking)				135	ns
$RLIM_x$	Limit resistance range		75		300	kΩ
ILIM <sub>1</sub>	Buck 1 adjustable current limit range	$V_{IN} = 12 \text{ V}, f_{SW} = 500 \text{ kHz},$ See Figure 36	1.2		5.05	Α
ILIM <sub>2</sub>	Buck 2adjustable current limit range	$V_{IN}$ = 12 V, $f_{SW}$ = 500 kHz, See Figure 37	1.2		4.7	А
ILIM <sub>3</sub>	Buck 3 adjustable current limit range	V <sub>IN</sub> = 12 V, f <sub>SW</sub> = 500 kHz, See Figure 38	1.3		4.7	А




# **ELECTRICAL CHARACTERISTICS (continued)**


 $T_{\rm J}$  = -40°C to 125°C,  $V_{\rm IN}$  = 12 V,  $f_{\rm SW}$  = 500 kHz (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN TYP MAX	UNIT	
MOSFET (BUCK	(1)		-		
H.S. Switch	On resistance of high side FET on CH1	25°C, BOOT = 6.5 V	95	mΩ	
L.S. Switch	On resistance of low side FET on CH1	25°C, VIN = 12 V	50	mΩ	
MOSFET (BUCK	( 2)				
H.S. Switch	On resistance of high side FET on CH2				
L.S. Switch	On resistance of low side FET on CH2	25°C, VIN = 12 V	80	mΩ	
MOSFET (BUCK	(3)				
H.S. Switch	On resistance of high side FET on CH3	25°C, BOOT = 6.5 V	120	mΩ	
L.S. Switch	On resistance of low side FET on CH3	25°C, VIN = 12 V	80	$m\Omega$	
ERROR AMPLIF	FIER				
9м	Error amplifier transconductance	-2 μA < ICOMP < 2 μA	130	μ℧	
gm <sub>PS</sub>	COMP to ILX gm	I <sub>LX</sub> = 0.5 A	10	A/V	
POWER GOOD	RESET GENERATOR				
	Thursday of the section is a section of the section	Output falling	85		
VUV <sub>BUCKX</sub>	Threshold voltage for buck under voltage	Output rising (PG will be asserted)	90	%	
t <sub>UV_deglitch</sub>	Deglitch time (both edges)		11	ms	
t <sub>ON_HICCUP</sub>	Hiccup mode ON time	VUV <sub>BUCKX</sub> asserted	12	ms	
toff_HICCUP	Hiccup mode OFF time	All converters disabled. Once t <sub>OFF_HICCUP</sub> elapses, all converters will go through sequencing again.	20	ms	
V0V	Threshold voltage for buck over	Output rising (high side FET will be forced off)	109	%	
VOV <sub>BUCKX</sub>	voltage	Output falling (high side FET will be allowed to switch )	107		
t <sub>RP</sub>	minimum reset period	Measured after the later of Buck1 or Buck3 power-up successfully	100	ms	
THERMAL SHU	TDOWN				
T <sub>TRIP</sub>	Thermal shut down trip point	Rising temperature	160	°C	
T <sub>HYST</sub>	Thermal shut down hysteresis	Device re-starts	20	°C	
T <sub>TRIP_DEGLITCH</sub>	Thermal shut down deglitch		110	μs	





# **TYPICAL CHARACTERISTICS**




































Figure 12.






Figure 13.





Figure 14.






Figure 15.




Figure 16.

# Ripple $T_A = 10^{\circ}C$ , Buck1 = 3A, Buck2 = 2A, Buck3 = 2A




Figure 17.




Figure 18.



# TYPICAL CHARACTERISTICS (continued)

Transient Response Buck1 1.2V, 1-3A Step, Co = 22μF,L = 4.7μH, f<sub>SW</sub> = 500KHz




Figure 19.

Transient Response Buck2 1.8V, 1-2A Step, Co = 22μF,L = 4.7μH, f<sub>SW</sub> = 500KHz




Figure 20.

Buck3 3.3V Efficiency Measured With L = 4.7  $\mu$ H, 20m $\Omega$ , f<sub>SW</sub> = 500kHz




Figure 21.

PFM Operation 1.2V, 1.8V, 3.3V




Figure 22.

# PFM/PWM Transition (Pin 25 Pulled High)




Figure 23.

# PFM/PWM Transition (Pin 25 Pulled Low)




Figure 24.



# Buck1 Dynamic Transition from PFM to PWM 4.7µH, 44µF, 500 kHz




Figure 25.

# TYPICAL CHARACTERISTICS (continued) on from PFM to PWM F, 500 kHz Buck2 Dynamic Transition from PFM to PWM 4.7µH, 44µF, 500 kHz




Figure 26.

# Buck3 Dynamic Transition from PFM to PWM 4.7 $\mu$ H, 22 $\mu$ F, 500 kHz



Figure 27.

# **EVM** Layout



Figure 28.

# $T_{A} = 25^{\circ}, V_{IN} = 12V, f_{SW} = 500kHz$ B1 = 3A, B2 = 2A, B3 = 2A




Figure 29.

 $T_{A} = 25^{\circ}$ ,  $V_{IN} = 5V$ ,  $f_{SW} = 500 kHz$ B1 = 3A, B2 = 2A, B3 = 2A




Figure 30.



# TYPICAL CHARACTERISTICS (continued)

T<sub>A</sub> = 25°, V<sub>IN</sub> = 5V, f<sub>SW</sub> = 1000kHz B1 = 3A, B2 = 2A, B3 = 2A




Figure 31.

# **DETAILED DESCRIPTION**

# **Adjustable Switching Frequency**

To select the internal switching frequency, connect a resistor from ROSC to ground. Figure 32 shows the required resistance for a given switching frequency.




Figure 32. ROSC vs Switching Frequency

$$R_{OSC}(k\Omega) = 174 \bullet f_{SW}^{-1.122} \tag{1}$$



# **Output Inductor Selection**

To calculate the value of the output inductor, use Equation 2.

$$Lo = \frac{Vin - Vout}{Io \cdot K_{ind}} \cdot \frac{Vout}{Vin \cdot fsw}$$
(2)

 $K_{ind}$  is a coefficient that represents the amount of inductor ripple current relative to the maximum output current. In general,  $K_{ind}$  is normally from 0.1 to 0.3 for the majority of applications. A value of 0.1 will improve the efficiency at light load, while a value of 0.3 will provide the lowest possible cost solution. The ripple current is:

$$Iripple = \frac{Vin - Vout}{Lo} \cdot \frac{Vout}{Vin \cdot fsw}$$
(3)

# **Output Capacitor**

There are two primary considerations for selecting the value of the output capacitor. The output capacitors are selected to meet load transient and output ripple's requirements. If a minimum transient specification is required use the following equation:

$$Co > \frac{\Delta I_{OUT}^2 \cdot L_o}{V_{out} \cdot \Delta Vout} \tag{4}$$

The following equation calculates the minimum output capacitance needed to meet the output voltage ripple specification.

$$Co > \frac{1}{8 \cdot fsw} \cdot \frac{1}{V_{RIPPLE}}$$

$$I_{RIPPLE}$$
(5)

Where  $f_{SW}$  is the switching frequency,  $V_{RIPPLE}$  is the maximum allowable output voltage ripple, and  $I_{RIPPLE}$  is the inductor ripple current.

# **Input Capacitor**

A minimum 10-µF X7R/X5R ceramic input capacitor is recommended to be added between VIN and GND of each converter. The input capacitor must handle the RMS ripple current shown in the following equation.

$$Icirms = Iout \cdot \sqrt{\frac{Vout}{Vin\min} \cdot \frac{(Vin\min - Vout)}{Vin\min}}$$
(6)

## **Bootstrap Capacitor**

The device has two integrated boot regulators and requires a small ceramic capacitor between the BST and LX pins to provide the gate drive voltage for the high side MOSFET. The value of the ceramic capacitor should be  $0.047~\mu F$ . A ceramic capacitor with an X7R or X5R grade dielectric is recommended because of the stable characteristics over temperature and voltage.

# **Soft-Start Time**

The device has an internal pull-up current source of 5  $\mu$ A that charges an external soft-start capacitor to implement a slow start time. Equation 7 shows how to select a soft-start capacitor based on an expected slow start time. The voltage reference ( $V_{REF}$ ) is 0.8 V and the soft-start charge current ( $I_{ss}$ ) is 5  $\mu$ A. The soft-start circuit requires 1 nF per around 167  $\mu$ s to be connected at the SS pin. A 0.8-ms soft-start time is implemented for all converters fitting 4.7 nF to the relevant SS pin.

$$T_{ss}(ms) = V_{REF}(V) \bullet \left(\frac{C_{ss}(nF)}{I_{ss}(\mu A)}\right)$$
(7)

The Power Good circuit for the bucks has a 10-ms watchdog. Therefore the soft-start time should be lower than this value. It is recommended not to exceed 5 ms.



# **Delayed Start-Up**

If a delayed start-up is required on any of the buck converters fit a ceramic capacitor to the ENx pins. The delay added is  $\sim$ 1.67 ms per nF connected to the pin. Note that the EN pins have a weak 1-M $\Omega$  pull-up to the 3V3 rail.




Figure 33. Delayed Start-Up

# **Out-of-Phase Operation**

In order to reduce input ripple current, Buck1 and Buck2 operate 180° out-of-phase. This enables the system having less input ripple, then to lower component cost, save board space and reduce EMI.

# **Adjusting the Output Voltage**

The output voltage is set with a resistor divider from the output node to the FB pin. It is recommended to use 1% tolerance or better divider resistors. In order to improve efficiency at light load, start with a value close to 40 k $\Omega$  for the R1 resistor and use Equation 8 to calculate R2.

$$R2 = R1 \cdot \left(\frac{0.8V}{V_O - 0.8V}\right) \tag{8}$$






Figure 34. Voltage Divider Circuit

# **Loop Compensation**

TPS652510 is a current mode control DC/DC converter. The error amplifier is a transconductance amplifier with a  $g_M$  of 130  $\mu$ A/V. A typical compensation circuit could be type II ( $R_c$  and  $C_c$ ) to have a phase margin between 60° and 90°, or type III ( $R_c$  and  $C_c$  and  $C_f$  to improve the converter transient response.  $C_{Roll}$  adds a high frequency pole to attenuate high-frequency noise when needed. It may also prevent noise coupling from other rails if there is possibility of cross coupling in between rails when layout is very compact.




Figure 35. Loop Compensation Scheme



To calculate the external compensation components follow the following steps:

	TYPE II CIRCUIT	TYPE III CIRCUIT
Select switching frequency that is appropriate for application depending on L, C sizes, output ripple, EMI concerns and etc. Switching frequencies around 500 kHz yield best trade off between performance and cost. When using smaller L and C, switching frequency can be increased. To optimize efficiency, switching frequency can be lowered.		Type III circuit recommended for switching frequencies higher than 500 kHz.
Select cross over frequency ( $f_c$ ) to be at least 1/5 to 1/10 of switching frequency ( $f_s$ ).	Suggested $f_c = f_s/10$	Suggested $f_c = f_s/10$
Set and calculate $R_c$ .	$R_C = \frac{2\pi \cdot fc \cdot Vo \cdot Co}{g_M \cdot Vref \cdot gm_{ps}}$	$R_C = \frac{2\pi \cdot fc \cdot Co}{g_M \cdot gm_{ps}}$
Calculate $C_c$ by placing a compensation zero at or before the converter dominant pole $fp = \frac{1}{C_O \cdot R_L \cdot 2\pi}$	$C_c = \frac{R_L \cdot Co}{R_c}$	$C_c = \frac{R_L \cdot Co}{R_c}$
Add C_{Roll} if needed to remove large signal coupling to high impedance CMP node. Make sure that $fp_{Roll} = \frac{1}{2 \cdot \pi \cdot R_C \cdot C_{Roll}}$ is at least twice the cross over frequency.	$C_{Roll} = \frac{\operatorname{Re} sr \cdot Co}{R_C}$	$C_{Roll} = \frac{\operatorname{Re} \operatorname{sr} \cdot Co}{R_C}$
Calculate $C_{\rm ff}$ compensation zero at low frequency to boost the phase margin at the crossover frequency. Make sure that the zero frequency (fz <sub>ff</sub> ) is smaller than equivalent soft-start frequency (1/T <sub>ss</sub> ).	NA	$C_{ff} = \frac{1}{2 \cdot \pi \cdot fz_{ff} \cdot R_1}$

# **Slope Compensation**

The device has a built-in slope compensation ramp. The slope compensation can prevent sub harmonic oscillations in peak current mode control.

## **Power Good**

The PGOOD pin is an open drain output. The PGOOD pin is pulled low when any buck converter is pulled below 85% of the nominal output voltage. The PGOOD is pulled up when both buck converters' outputs are more than 90% of its nominal output voltage.

The default reset time is 100 ms. The polarity of the PGOOD is active high.



# **Current Limit Protection**

Figure 36 shows the (peak) inductor current limit for Buck 1. The typical limit can be approximated with the following graph.




Figure 36. Buck 1

Figure 37 shows the (peak) inductor current limit for Buck 2. The typical limit can be approximated with the following graph.




Figure 37. Buck 2



Figure 38 shows the (peak) inductor current limit for Buck 3. The typical limit can be approximated with the following graph.




Figure 38. Buck 3

The current limit should be set by using either the TYP or MIN line. If using the TYP line, ensure that limit trips at the MIN line are acceptable for your application. When setting high-side current limit to large current values, ensure that the additional load immediately prior to an overcurrent condition will not cause the switching node voltage to exceed 20 V. Additionally, ensure during worst case operation, with all bucks loaded immediately prior to current limit, the maximum virtual junction temperature of the device does not exceed 125°C.

All converters operate in hiccup mode: Once an over-current lasting more than 10 ms is sensed in any of the converters, they will shut down for 10 ms and then the start-up sequencing will be tried again. If the overload has been removed, the converter will ramp up and operate normally. If this is not the case the converter will see another over-current event and shuts-down again repeating the cycle (hiccup) until the failure is cleared.

If an overload condition lasts for less than 10 ms, only the relevant converter affected will shut-down and re-start and no global hiccup mode will occur.

# **Overvoltage Transient Protection**

The device incorporates an overvoltage transient protection (OVP) circuit to minimize voltage overshoot. The OVP feature minimizes the output overshoot by implementing a circuit to compare the FB pin voltage to OVTP threshold which is 109% of the internal voltage reference. If the FB pin voltage is greater than the OVTP threshold, the high side MOSFET is disabled preventing current from flowing to the output and minimizing output overshoot. When the FB voltage drops lower than the OVTP threshold which is 107%, the high side MOSFET is allowed to turn on the next clock cycle.

# Low Power/Pulse Skipping Operation

When a buck synchronous converter operates at light load or standby conditions, the switching losses are the dominant source of power losses. Under these load conditions, TPS652510 uses a pulse skipping modulation technique to reduce the switching losses by keeping the power transistors in the off-state for several switching cycles, while maintaining a regulated output voltage. Figure 39 shows the output voltage and load plus the inductor current.






Figure 39. Low Power/Pulse Skipping

During the burst mode, the converter continuously charges up the output capacitor until the output voltage reaches a certain limit threshold. The operation of the converter in this interval is equivalent to the peak inductor current mode control. In each switch period, the main switch is turned on until the inductor current reaches the peak current limit threshold. As the load increases the number of pulses increases to make sure that the output voltage stays within regulation limits. When the load is very light the low power controller has a zero crossing detector to allow the low side mosfet to operate even in light load conditions. The transistor is not disabled at light loads. A zero crossing detection circuit will disable it when inductor current reverses. During the whole process the body diode does not conduct but is used as blocking diode only.

During the skipping interval, the upper and lower transistors are turned off and the converter stays in idle mode. The output capacitors are discharged by the load current until the moment when the output voltage drops to a low threshold.

The choice of output filter will influence the performance of the low power circuit. The maximum ripple during low power mode can be calculated as:

$$V_{OUT\_RIPPLE} = \frac{K_{RIP}T_S}{C_{OUT}} \tag{9}$$

Where  $K_{RIP}$  is 1.4 for Buck1 and 0.7 for Buck2 and Buck3. TS can be calculated as:

$$T_S = \frac{0.35}{\left[ \left( \frac{V_{IN} - V_{OUT}}{L} \right) \frac{V_{OUT}}{V_{IN}} \right]} \tag{10}$$

# **Power Dissipation**

The total power dissipation inside TPS652510 should not to exceed the maximum allowable junction temperature of 125°C. The maximum allowable power dissipation is a function of the thermal resistance of the package ( $R_{JA}$ ) and ambient temperature. To calculate the temperature inside the device under continuous loading use the following procedure:

- 1. Define the set voltage for each converter.
- 2. Define the continuous loading on each converter. Make sure do not exceed the converter maximum loading.
- 3. Determine from the graphs below the expected losses in watts per converter inside the device. The losses depend on the input supply, the selected switching frequency, the output voltage and the converter chosen.






Figure 40. Power Dissipation Curves

4. To calculate the maximum temperature inside the IC use the following formula:

$$T_{HOT\_SPOT} = T_A + P_{DIS} \times \Theta_{JA}$$
 (11)

Where:

T<sub>A</sub> is the ambient temperature

P<sub>DIS</sub> is the sum of losses in all converters

 $\Theta_{JA}$  is the junction to ambient thermal impedance of the device and it is heavily dependant on board layout

## **Thermal Shutdown**

The device implements an internal thermal shutdown to protect itself if the junction temperature exceeds 160°C. The thermal shutdown forces the device to stop switching when the junction temperature exceeds thermal trip threshold. Once the die temperature decreases below 140°C, the device reinitiates the power up sequence. The thermal shutdown hysteresis is 20°C.

# 3.3-V and 6.5 LDO Regulators

The following ceramic capacitor (X7R/X5R) should be connected as close as possible to the described pins:

- 4.7 μF to 10 μF for V7V pin 28
- 3.3 μF to 10 μF for V3V pin 29



# Layout Recommendation

Layout is a critical portion of PMIC designs.

- Place tracing for output voltage and LX on the top layer and an inner power plane for VIN.
- Fit also on the top layer connections for the remaining pins of the PMIC and a large top side area filled with ground.
- The top layer ground area should be connected to the internal ground layer(s) using vias at the input bypass
  capacitor, the output filter capacitor and directly under the TPS652510 device to provide a thermal path from
  the PowerPad land to ground.
- For operation at full rated load, the top side ground area together with the internal ground plane, must provide adequate heat dissipating area.
- There are several signals paths that conduct fast changing currents or voltages that can interact with stray inductance or parasitic capacitance to generate noise or degrade the power supplies performance. To help eliminate these problems, the VIN pin should be bypassed to ground with a low ESR ceramic bypass capacitor with X5R or X7R dielectric. Care should be taken to minimize the loop area formed by the bypass capacitor connections, the VIN pins, and the ground connections. Since the LX connection is the switching node, the output inductor should be located close to the LX pins, and the area of the PCB conductor minimized to prevent excessive capacitive coupling.
- The output filter capacitor ground should use the same power ground trace as the VIN input bypass capacitor. Try to minimize this conductor length while maintaining adequate width.
- The compensation should be as close as possible to the CMPx pins. The CMPx and ROSC pins are sensitive
  to noise so the components associated to these pins should be located as close as possible to the IC and
  routed with minimal lengths of trace.



# **REVISION HISTORY**

Changes from Revision A (September 2011) to Revision B	Page
Changed Functional Block Diagram image	3
Changed Terminal Function descriptions for V7V and V3V	5
Added F_PWM to Absolute Maximum Ratings	6
Changed INPUT SUPPLY UVLO AND INTERNAL SUPPLY VOLTAGE parameters	7
Added I <sub>3V</sub> and I <sub>7V</sub> limits	7
Changed V <sub>IH</sub> and V <sub>IL</sub> limits	
Changed FEEDBACK, REGULATION, OUTPUT STAGE parameters	7
Changed Equation 5	
Changed Type III Circuit description for first row	
• Changed	
Changed Current Limit Protection section	
Changed Figure 36	
Changed Figure 37	
Changed Figure 38	20
Changed current limit description	20
Changed Figure 40	
Changed 3.3-V and 6.5 LDO Regulators section	



# PACKAGE OPTION ADDENDUM

17-Sep-2013

## **PACKAGING INFORMATION**

www.ti.com

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)		(3)		(4/5)	
TPS652510RHAR	ACTIVE	VQFN	RHA	40	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	TPS 652510	Samples
TPS652510RHAT	ACTIVE	VQFN	RHA	40	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	TPS 652510	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 4-Feb-2015

# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS652510RHAR	VQFN	RHA	40	2500	330.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2
TPS652510RHAT	VQFN	RHA	40	250	180.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2

www.ti.com 4-Feb-2015



## \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS652510RHAR	VQFN	RHA	40	2500	367.0	367.0	38.0
TPS652510RHAT	VQFN	RHA	40	250	210.0	185.0	35.0



- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
  - B. This drawing is subject to change without notice.
  - C. QFN (Quad Flatpack No-Lead) Package configuration.
  - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
  - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
  - F. Package complies to JEDEC MO-220 variation VJJD-2.



# RHA (S-PVQFN-N40)


# PLASTIC QUAD FLATPACK NO-LEAD

# THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4206355-9/X 08/14

NOTES: A. All linear dimensions are in millimeters



# RHA (S-PVQFN-N40)

# PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



## 重要声明

德州仪器(TI) 及其下属子公司有权根据 JESD46 最新标准, 对所提供的产品和服务进行更正、修改、增强、改进或其它更改, 并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内,且 TI 认为 有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定,否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应 用相关的风险,客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予 的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息,不能构成从 TI 获得使用这些产品或服 务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可,或是 TI 的专利权或其它 知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分,仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况 下才允许进行 复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时,如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分,则会失去相关 TI 组件 或服务的所有明示或暗示授权,且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意,尽管任何应用相关信息或支持仍可能由 TI 提供,但他们将独力负责满足与其产品及在其应用中使用 TI 产品 相关的所有法律、法规和安全相关要求。客户声明并同意,他们具备制定与实施安全措施所需的全部专业技术和知识,可预见 故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因 在此类安全关键应用中使用任何 TI 组件而对 TI 及其代理造成的任何损失。

在某些场合中,为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特 有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此,此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III (或类似的生命攸关医疗设备)的授权许可,除非各方授权官员已经达成了专门管控此类使用的特别协议。

只有那些 TI 特别注明属于军用等级或"增强型塑料"的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同 意,对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用,其风险由客户单独承担,并且由客户独 力负责满足与此类使用相关的所有法律和法规要求。

は田

TI 己明确指定符合 ISO/TS16949 要求的产品,这些产品主要用于汽车。在任何情况下,因使用非指定产品而无法达到 ISO/TS16949 要求,TI不承担任何责任。

立 口

产品		<b>巡用</b>
www.ti.com.cn/audio	通信与电信	www.ti.com.cn/telecom
www.ti.com.cn/amplifiers	计算机及周边	www.ti.com.cn/computer
www.ti.com.cn/dataconverters	消费电子	www.ti.com/consumer-apps
www.dlp.com	能源	www.ti.com/energy
www.ti.com.cn/dsp	工业应用	www.ti.com.cn/industrial
www.ti.com.cn/clockandtimers	医疗电子	www.ti.com.cn/medical
www.ti.com.cn/interface	安防应用	www.ti.com.cn/security
www.ti.com.cn/logic	汽车电子	www.ti.com.cn/automotive
www.ti.com.cn/power	视频和影像	www.ti.com.cn/video
www.ti.com.cn/microcontrollers		
www.ti.com.cn/rfidsys		
www.ti.com/omap		
www.ti.com.cn/wirelessconnectivity	德州仪器在线技术支持社区	www.deyisupport.com
	www.ti.com.cn/audio www.ti.com.cn/amplifiers www.ti.com.cn/dataconverters www.dlp.com www.ti.com.cn/dsp www.ti.com.cn/clockandtimers www.ti.com.cn/interface www.ti.com.cn/logic www.ti.com.cn/power www.ti.com.cn/microcontrollers www.ti.com.cn/rfidsys www.ti.com/omap	www.ti.com.cn/audio       通信与电信         www.ti.com.cn/amplifiers       计算机及周边         www.ti.com.cn/dataconverters       消费电子         www.dlp.com       能源         www.ti.com.cn/dsp       工业应用         www.ti.com.cn/clockandtimers       医疗电子         www.ti.com.cn/interface       安防应用         www.ti.com.cn/logic       汽车电子         www.ti.com.cn/power       视频和影像         www.ti.com.cn/rfidsys       www.ti.com.cn/rfidsys         www.ti.com/omap       ***

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2015, Texas Instruments Incorporated