


AP0200_100vFBGA_Adapter

Page	Description
1	Title Page
2	Block Diagram
3	PINOUT
4	ISP
5	Power
6	Auto-Config/BEAGLE Interface
7	External Interfaces
8	Clock and Reset

Rev	Who	Date	Description
Rev 0.0	gmudhuguri	03/18/2014	Initial.
Rev 0.1	gmudhuguri	04/22/2014	1) Removed the TRST_N Jtag Connection. 2) Changed the Headers to a smaller package 3) Added Pull down to all config and GPIO headers.
Rev 0.2	gmudhuguri	04/30/2014	1) Removed the Potentiometers for the power page. 2) Removed the Voltage Shift IC for beagle SPI
Rev 0.3	gmudhuguri	05/05/2014	1) Replaced VDDIO regulator to track the IO from the ethernet PHY board.
Rev 0.4	gmudhuguri	05/07/2014	1) Replaced the IO Expander. 2) Removed decaps on the power to headboard
Rev 0.5	gmudhuguri	05/14/2014	1) Replace 2x10 JTAG with 2x5 JTAG connector
Rev 1.0	gmudhuguri	06/12/2014	1) Interchanged the Connections from the IO expander to have a sequence 2) Connected S-SP0 pin from the baseboard connector to Stanby pin 3) Removed the gpiol led circuitary 4) Added Pull-ups to I2C lines 5) Connected un-used S_SP pins of the two connectors 6) Replaced the 10 pin JTAG header with 20 pin. 7) Added a Diag-Display circuit adding a level translator and a 8 pin header 8) Removed the headers for the confid of gpios 2 to 6.
Rev 1.1	gmudhuguri	06/27/2014	1) Replace 2x10 JTAG TSW with 2x10 JTAG TST connector
Rev 1.2	aralex	08/20/2015	Made R101 as DNP because the Demo3 and Sensor Trigger should not be shorted
Rev 1.3	aralex	10/13/2015	Made R84 as DNP in OrCAD to reflect in BOM. Earlier it was a text only

Block Diagram










PINOUT

BALL A1 ID

	1	2	3	4	5	6	7	8	9	10
A	TRST_NET_N	VDD01V8R2V8_HOST	M_SDATA	DIN0	DVDD1V2	DIN5	DIN10	LV_IN	VDD01V8R2V8_SENSOR	FV_IN
B	SCLK	GPIO_6	MCUK_OUT	M_SCLK	DIN1	DIN4	DIN9	DIN11	HSP1IN	HSP1P
C	SPI_SCLK	NET_MODE	SDATA	GPIO_5	GPIO_0	DIN3	DIN8	PIXCLK_IN	HSP1ON	HSP1CP
D	SPI_SDO	SPI_SDI	SPI_CS_N	SAADDR	RESET_N_OUT	DIN2	DIN7	VDD02V8_PHY	HSP1ON	HSP1OP
E	DVDD1V2	GPIO_1	STANDBY	DGND	DGND	DGND	DIN6	DGND	DGND	VDD01V8R2V8_HOST
F	VAA2V8_OTPM	GPIO_2	GPIO_3	RESET_N	DGND	DGND	DGND	CLKIN	XTAL	DVDD1V2
G	TRST_N	GPIO_4	FRAME_SYNC	LINE_VALID	DOUT16	DOUT12	DOUT5	EXT_REG0	ENLDO	DVDD1V2_PLL
H	META_LINE_VALID	FRAME_VALID	DOUT21	DOUT18	DOUT14	DOUT8	DOUT6	DOUT2	DVDD1V2_FB_SENSE	VAA1V8_REG
J	PIXCLK	DOUT22	DOUT19	DOUT17	DOUT13	DOUT10	DOUT7	DOUT3	DOUT0	DVDD1V2_LDO
K	DOUT23	VDD01V8R2V8_HOST	DOUT20	DOUT15	DVDD1V2	DOUT11	DOUT9	DOUT4	DOUT1	AGND



ISP



```
P5 HOST Mode
P5 = Short 1-2/P47 = Open => SPI_SDI = GND


FLASH Mode
P5 = Open/P47 = Open => SPI_SDI = Flash/EEPROM Data

AUTO Config Mode
P5 = Short 1-2/P47 = Short 1-2 => SPI_SDI = High Impedance


Serial Control
P5 = Open/P47 = Open => SPI_SDI = Serial control mode type
```

POWER


Ext 5V Jack




VDD 1.2V SUPPLY




VAA 1.8V SUPPLY




VDDIO SUPPLY




VDDPHY 2.8V SUPPLY




ANALOG VAA OTPM 2.8V SUPPLY




PERIPHERAL VDDIO_LS SUPPLY




PERIPHERAL 3.3V SUPPLY



VDDIO_SENSOR SUPPLY




Ground Testpoint




Auto-Config/BEAGLE Interface

BEAGLE I/F



Auto Config Circuit



I2C GPIO Address Settings:

A2 = HIGH, A1 = LOW: Address => 0x48 (default)
A2 = HIGH, A1 = HIGH: Address => 0x4C
A2 = LOW, A1 = HIGH: Address => 0x44
A2 = LOW, A1 = LOW: Address => 0x40

+1V2_DVDD		+1V2_DVDD
+1V2_DVDD_LDO		+1V2_DVDD_LDO
+1V8_VAA		+1V8_VAA
+VDDIO		+VDDIO
+2V8_VAA_OTPM		+2V8_VAA_OTPM
+2V8_VDDPHY		+2V8_VDDPHY
+VDDIO		+VDDIO
+VDDIO_SENSOR		+VDDIO_SENSOR
+5V0		+5V0
+3V3		+3V3



Beagle/Auto Config		
Size	Document Name	Rev
C	AP0200_100vFBGA_Adapter	1.3
Date	Tuesday, October 13, 2015	Sheet 8 of 9

External Interface

HEADBOARD CONNECTOR





```
SP0 ---> NO-CONNECT
SP1 ---> CONNECTED TO SP1 OF BASEBOARD CONNECTOR
SP2 ---> CONNECTED TO SP2 OF BASEBOARD CONNECTOR
SP3 ---> CONNECTED TO SP3 OF BASEBOARD CONNECTOR
SP4 ---> GPIO0 PIN OF AP0200
SP5 ---> CONNECTED TO SP5 OF BASEBOARD CONNECTOR
```

BASEBOARD CONNECTOR


```
SP0 ---> STANDBY of AP0200
SP1 ---> CONNECTED TO SP1 OF HEADBOARD CONNECTOR
SP2 ---> CONNECTED TO SP2 OF HEADBOARD CONNECTOR
SP3 ---> CONNECTED TO SP3 OF HEADBOARD CONNECTOR
SP4 ---> DEMO_TRIGGER CONNECTED TO FRAME-SYNC PIN OF AP0200
SP5 ---> CONNECTED TO SP5 OF HEADBOARD CONNECTOR
```

Demo Baseboard Connector

Demo Headboard Connector




LENS CORRECTION EEPROM






EPPROM Address Switch Settings:

```
A2 = HIGH, A1 = LOW, A0 = LOW; Address => 0xA8 (default)
A2 = HIGH, A1 = HIGH, A0 = LOW; Address => 0xAC
A2 = LOW, A1 = HIGH, A0 = LOW; Address => 0xA4
A2 = LOW, A1 = LOW, A0 = LOW; Address => 0xA0
```




JTAG CONFIG

(Internal Use ONLY)



Title			
EXT INT			
Size	Document Name	Rev	
C	AP0200_100vFBGA_Adapter	1.3	
Date:	Tuesday, October 13, 2015	Sheet	7 of 9

User Note: P16
 Jumper (1-2) : OSC CLK
 Jumper (2-3) : DEMO3 CLK



The schematic diagram illustrates the reset circuit for the STM32F405. It features a 3.3V supply connected to a 100nF capacitor (C49) and a push-button switch (SW7, PB-SPST). The switch is connected to the VCC pin of a 240ms timer (U25, CAT811). The timer's output (H_RST_N) is connected to the reset pin (TP6) of the STM32F405. The circuit also includes a 10k resistor (R11) and a 100nF capacitor (C33) connected to the 3.3V supply. A 10k resistor (R41) and a 100nF capacitor (C101) are connected to the 3.3V supply. A 10k resistor (R42) is connected to the 3.3V supply. Two 74VHC1G08 inverters (U8, U26) are used to invert the reset signal. The output of the first inverter (U8) is connected to the input of the second inverter (U26), and the output of the second inverter (U26) is connected to the reset pin (TP6) of the STM32F405.

