
AP0200_100vFBGA_Adapter


Page	Description		
1	Title Page		
2	Block Diagram		
3	PINOUT		
4	ISP		
5	Power		
6	Auto-Config/BEAGLE Interface		
7	External Interfaces		
8	Clock and Reset		

Rev	Who	Date	Description
Rev 0.0	gmudhuguri	03/18/2014	Initial.
Rev 0.1	gmudhuguri	04/22/2014	1) Removed the TRST_N Jtag Connection. 2) Changed the Hearders to a smaller package 3) Added Pull down to all config and GPIO headers.
Rev 0.2	gmudhuguri	04/30/2014	Removed the Potentiometers for the power page. Removed the Voltage Shift IC for beagle SPI
Rev 0.3	gmudhuguri	05/05/2014	1) Replaced VDDIO regulator to track the IO from the ethernet PHY board.
Rev 0.4	gmudhuguri	05/07/2014	Replaced the IO Expander. Removed decaps on the power to headboard
Rev 0.5	gmudhuguri	05/14/2014	1) Replace 2x10 JTAG with 2x5 JTAG connector
Rev 1.0	gmudhuguri	06/12/2014	1) Interchanged the Connections from the IO expander to have a sequence 2) Connected S-SPO pin from the baseboard connector to Stanby pin 3) Removed the gpiol led circuitary 4) Added Pull-ups to I2C lines 5) Connected un-used S_SP pins of the two connectors 6) Replaced the 10 pin JTAG header with 20 pin. 7) Added a Diag-Display circuit adding a level translator and a 8 pin header 8) Removed the headers for the confid of gpios 2 to 6.
Rev 1.1	gmudhuguri	06/27/2014	1) Replace 2x10 JTAG TSW with 2x10 JTAG TST connector
Rev 1.2	aralex	08/20/2015	Made R101 as DNP becase the Demo3 and Sensor Trigger should not be shorted
Rev 1.3	aralex	10/13/2015	Made R84 as DNP in OrCAD to reflect in BOM. Earlier it was a text only







PINOUT












Auto-Config/BEAGLE Interface




External Interface



Clock/Reset





RESET CIRCUIT

