



Table of Contents	
1	TITLE, TOC & REV
2	NOTES
3	Regulation
4	Supply Decoupling
5	Gb Ethernet
6	MIPI-CSI2
7	CAN PHY

Revisions			
Rev	Description	Date	Approved
X1	PPL Release. SCH still under development	20-Aug-15	Andrew Robertson
X2	Update new AFE caps and added RGMII Mode	22-Aug-15	Andrew Robertson
X3	MCU changed to BGA. Power nets fixes	03-Nov-15	Neacsu Catalin
X4	Add 5.0v Reg and CAN PHY	05-Nov-15	Andrew Robertson
X5	Synced parts with CIS, changed decoupling to 0201	05-Nov-15	Andrew Robertson
X6	Fixed pullup voltage for R32, R33, change PN for J6	07-Jan-16	Andrew Robertson
A	Release to Agile	08-Jan-16	Andrew Robertson
A1	Removed connection to SD_ADC0	08-Jan-16	Andrew Robertson


S32R274-RADAR

		Automotive Product Group 6501 William Cannon Drive West Austin, TX 78735-8598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
ICAP:		Classification:	CP: IUO: X PUBI:
Designer: Andrew Robertson	Drawing Title: S32R274-RADAR		
Drawn by: Andrew Robertson	Page Title: TITLE, TOC & REV		
Approved: Andrew Robertson	Size C	Document Number SCH-29022 PDF: SPF-29022	Rev A1
Date: Tuesday, February 09, 2016		Sheet 1	of 7

Eagle Connector Pinout




Main Power-In
2.1mm Barrel
PWR JACK PLUG VERT TH Connector



NOTE: The loops formed by the input capacitors should be as small as possible by placing the capacitors adjacent to the VIN1/2 and GND1/2 pins.


The input capacitors, along with the inductor and output capacitors, should be placed on the same side of the circuit board, and their connections should be made on that layer. Place a local, unbroken ground plane under the application circuit on the layer closest to the surface layer.





NOTE: C21 & C22
should be placed as
close as possible to
VIN1 & VIN2 pins
respectively.

NOTE: The loops formed by the input capacitors should be as small as possible by placing the capacitors adjacent to the VIN1/2 and GND1/2 pins.


The input capacitors, along with the inductor and output capacitors, should be placed on the same side of the circuit board, and their connections should be made on that layer. Place a local, unbroken ground plane under the application circuit on the layer closest to the surface layer.



5.0v Regulation




1.25V SMPS




ICAP Classification:		CP:	IJO: X	PUBI:
Drawing Title:				
S32R274-RADAR				
Page Title:				
Regulation				
Size C	Document Number SCH-29022 PDF: SPF-29022			Rev A1
Date:	Monday, February 15, 2016	Sheet	3 of 7	


MCU Power Connections and Decoupling



MCU Grounds



Supply Decoupling



Reset Circuit




LAYOUT NOTES:

- Decoupling caps should be placed as close to the DUT pins as possible.
- 3.3V SR LDO IO should have a wide trace length
- VDD HV RGMII trace should have a wide (at least 200 mil) trace from 3.3V SR LDO IO.




ICAP Classification:		CP:	IJO: X	PUBI:
Drawing Title:				
S32R274-RADAR				
Page Title:				
Supply Decoupling				
Size C	Document Number SCH-29022 PDF: SPF-29022			Rev A1
Date:	Monday, February 15, 2016		Sheet 4	of 7


Gb Ethernet PHY



LAYOUT CRITICAL!
 - use short parallel traces with same length for pairs. 3x min distance between pairs.
 - 3x min distance to other signals incl. GND


RRU Connections





ICAP Classification: CP: _____ I/O: X PUI: _____	
Drawing Title: S32R274-RADAR	
Page Title: Gb Ethernet	
Size C	Document Number SCH-29022 PDF: SPF-29022
Date: Tuesday, February 09, 2016	Sheet 5 of 7

CAN PHY



ICAP Classification: CP: I/O: X P/B:			
Drawing Title: S32R274-RADAR			
Page Title: CAN PHY			
Size C	Document Number	SCH-29022 PDF: SPF-29022	Rev A1
Date:	Tuesday, February 09, 2016	Sheet 7 of 7	