采用 QFN 封装的 LMZM33603 4V 至 36V 输入、3A 降压直流/直流电源模块

1 特性

- 完全集成的电源解决方案
  - 只需 4 个外部组件
  - 最小解决方案尺寸 < 100mm^2
- 9mm × 7mm × 4mm QFN 封装
  - 所有引脚均分布在封装外围，操作方便
  - 引脚与 2A LMZM33602 兼容
- 输入电压范围：4V 至 36V
- 输出电压范围:
  - 3A 时，1V 至 13.5V
  - 2A 时，1V 至 18V
- 效率高达 95%
- 可调开关频率（200kHz 至 1.2MHz）
- 支持与外部时钟同步
- 电源正常输出
- 符合 EN55011 辐射 EMI 标准
- 工作 IC 结温范围：-40°C 至 +125°C
- 工作环境温度：–40°C 至 +105°C

2 应用

- 工厂和楼宇自动化
- 智能电网与能源
- 工业领域
- 医疗领域
- 国防
- 反相输出 应用

简化电路原理图



3 说明

LMZM33603 电源模块是一款易于使用的集成式电源解决方案，它在一个低厚度封装内整合了一个带有功率 MOSFET 的 3A 降压直流/直流转换器、一个屏蔽式电感器和多个无源器件。此电源解决方案仅需四个外部组件，并且省去了设计流程中的环路补偿和磁性元件选择过程。

该器件采用 9mm × 7mm × 4mm、18 引脚 QFN 封装，可轻松焊接到印刷电路板上，并可实现紧凑的低厚度负载点设计。全套功能（包括正常电源、可编程 UVLO、预偏置启动、过流和过热保护）使得 LMZM33603 成为给各种 应用供电的绝佳器件。

器件信息

器件型号	封装	封装尺寸（标称值）
LMZM33603	QFN (18)	9.00mm × 7.00mm



安全操作区域



ADVANCE INFORMATION

目录

ADVANCE INFORMATION

4 修订历史记录

注：之前版本的页码可能与当前版本有所不同。

Changes from Original (September 2017) to Revision A **Page**

- 已添加 添加了新*应用*：反相输出 应用；微调了文本内容 ... 1
- 已添加 sentence re: inverting buck-boost topology to *Application Information* ... 22

5 Pin Configuration and Functions

RLR Package
18-Pin QFN
Top View



Pin Functions

PIN		TYPE	DESCRIPTION
NO.	NAME		
1	AGND	G	Analog ground. Zero voltage reference for internal references and logic. Do not connect this pin to PGND; the connection is made internal to the device. See the *Layout* section of the datasheet for a recommended layout.
2	EN/SYNC	I	EN - Enable input to regulator. High = On, Low = Off. Can be connected to VIN. Do not float. This pin can be used to set the input under voltage lockout with two resistors. See the *Programmable Undervoltage Lockout (UVLO)* section. SYNC - The internal oscillator can be synchronized to an external clock via AC-coupling. See the *Synchronization (SYNC)* section for details.
3	RT	I	An external timing resistor connected between this pin and AGND adjusts the switching frequency of the device. If left open, the default switching frequency is 400 kHz.
4	VIN	I	Input supply voltage. Connect external input capacitors between this pin and PGND.
5, 14, 15, 18	PGND	G	Power ground. This is the return current path for the power stage of the device. Connect pin 5 to the input source, the load, and to the bypass capacitors associated with VIN and VOUT using power ground planes on the PCB. **Pins 14 and 15 are not connected to PGND internal to the device and must be connected to PGND at pad 18.** Connect pad 18 to the power ground planes using multiple vias for good thermal performance. See the *Layout* section of the datasheet for a recommended layout.
6, 7, 8	VOUT	O	Output voltage. These pins are connected to the internal output inductor. Connect these pins to the output load and connect external bypass capacitors between these pins and PGND.
9, 10, 11	SW	O	Switch node. Connect these pins to a small copper island under the device for thermal relief. Do not place any external component on these pins or tie them to a pin of another function.
12, 13	DNC	—	Do not connect. **Each pin must be soldered to an isolated pad**. These pins connect to internal circuitry. Do not connect these pins to one another, AGND, PGND, or any other voltage.
16	FB	I	Feedback input. Connect the center point of the feedback resistor divider to this pin. Connect the upper resistor (R_{FBT}) of the feedback divider to V_{OUT} at the desired point of regulation. Connect the lower resistor (R_{FBB}) of the feedback divider to AGND.
17	PGOOD	O	Open drain output for power-good flag. Use a 10-kΩ to 100-kΩ pullup resistor to logic rail or other DC voltage no higher than 12 V.

ADVANCE INFORMATION

6 Specifications

6.1 Absolute Maximum Ratings

Over operating ambient temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
Input voltage	VIN	–0.3	42	V
	EN/SYNC	–5.5	V_{IN} + 0.3	V
	PGOOD	–0.3	15	V
	FB, RT	–0.3	4.5	V
Output voltage	SW	–1	V_{IN} + 0.3	V
	SW (< 10-ns transients)	–5	42	V
	VOUT	–0.3	V_{IN}	V
Sink current	PGOOD		3	mA
Mechanical shock	Mil-STD-883D, Method 2002.3, 1 msec, 1/2 sine, mounted		500	G
Mechanical vibration	Mil-STD-883D, Method 2007.2, 20 to 2000 Hz		20	G
Operating IC junction temperature, T_J(2)		–40	125	°C
Operating ambient temperature, T_A(2)		–40	105	°C
Storage temperature, T_{stg}		–40	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under note (2). Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) The ambient temperature is the air temperature of the surrounding environment. The junction temperature is the temperature of the internal power IC when the device is powered. Operating below the maximum ambient temperature, as shown in the safe operating area (SOA) curves in the typical characteristics sections, ensures that the maximum junction temperature of any component inside the module is never exceeded.

6.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001(1)	±2500	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101(2)	±750	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

Over operating ambient temperature range (unless otherwise noted)

	MIN	MAX	UNIT
Input voltage, V_{IN}	4(1)	36	V
Output voltage, V_{OUT}	1	18	V
EN voltage, V_{EN}	–5	36	V
PGOOD pullup voltage, V_{PGOOD}		12	V
PGOOD sink current, I_{PGOOD}		1	mA
Output current, I_{OUT}	0	3	A
Operating ambient temperature, T_A	–40	105	°C

(1) For output voltages ≤ 5 V, the recommended minimum V_{IN} is 4 V or (V_{OUT} + 1.5 V), whichever is greater. For output voltages > 5 V, the recommended minimum V_{IN} is (1.3 × V_{OUT}). See *Voltage Dropout* for information on voltage dropout.

ADVANCE INFORMATION

6.4 Thermal Information

THERMAL METRIC[1]		LMZM33603 RLR (QFN) 18 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance [2]	18.9	°C/W
ψ_{JT}	Junction-to-top characterization parameter [3]	2.0	°C/W
ψ_{JB}	Junction-to-board characterization parameter [4]	6.2	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, SPRA953.
(2) The junction-to-ambient thermal resistance, $R_{\theta JA}$, applies to devices soldered directly to a 63 mm x 63 mm double-sided PCB with 2 oz. copper and natural convection cooling. Additional airflow reduces $R_{\theta JA}$.
(3) The junction-to-top board characterization parameter, ψ_{JT}, estimates the junction temperature, T_J, of a device in a real system, using a procedure described in JESD51-2A (section 6 and 7). $T_J = \psi_{JT} \times Pdis + T_T$; where Pdis is the power dissipated in the device and T_T is the temperature of the top of the device.
(4) The junction-to-board characterization parameter, ψ_{JB}, estimates the junction temperature, T_J, of a device in a real system, using a procedure described in JESD51-2A (sections 6 and 7). $T_J = \psi_{JB} \times Pdis + T_B$; where Pdis is the power dissipated in the device and T_B is the temperature of the board 1mm from the device.

6.5 Electrical Characteristics

Over –40°C to +105°C ambient temperature, V_{IN} = 24 V, V_{OUT} = 5 V, I_{OUT} = I_{OUT} maximum, f_{sw} = 450 kHz (unless otherwise noted); C_{IN1} = 2 × 4.7-µF, 50-V, 1210 ceramic; C_{IN2} = 100-µF, 50-V, electrolytic; C_{OUT} = 4 × 22-µF, 25-V, 1210 ceramic. Minimum and maximum limits are specified through production test or by design. Typical values represent the most likely parametric norm and are provided for reference only.

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
INPUT VOLTAGE (V_{IN})							
V_{IN}	Input voltage	Over I_{OUT} range		4[1]		36	V
UVLO	V_{IN} undervoltage lockout	V_{IN} increasing		3.3	3.6	3.9	V
		V_{IN} decreasing		3	3.3	3.5	V
I_{SHDN}	Shutdown supply current	V_{EN} = 0 V			2	4	µA
OUTPUT VOLTAGE (V_{OUT})							
$V_{OUT(ADJ)}$	Output voltage adjust	Over I_{OUT} range		1		13.5[2]	V
		I_{OUT} ≤ 2 A		1		18[2]	V
$V_{OUT(Ripple)}$	Output voltage ripple	20-MHz bandwidth			10		mV
FEEDBACK							
V_{FB}	Feedback voltage[3]	T_A = 25°C, I_{OUT} = 0 A		0.985	1	1.015	V
		Over V_{IN} range, –40°C ≤ T_J ≤ 125°C, I_{OUT} = 0 A		0.98	1	1.02	V
	Load regulation	Over I_{OUT} range, T_A = 25°C			0.04%		
I_{FB}	Feedback leakage current	V_{FB} = 1 V			10		nA
CURRENT							
I_{OUT}	Output current	Natural convection, T_A = 25°C		0		3	A
	Overcurrent threshold				4		A
PERFORMANCE							
η	Efficiency	V_{IN} = 24 V, I_{OUT} = 1.5 A	V_{OUT} = 12 V, f_{SW} = 900 kHz		94%		
			V_{OUT} = 5 V, f_{SW} = 450 kHz		90%		
			V_{OUT} = 3.3 V, f_{SW} = 300 kHz		87%		
		V_{IN} = 12 V, I_{OUT} = 1.5 A	V_{OUT} = 5 V, f_{SW} = 450 kHz		92%		
			V_{OUT} = 3.3 V, f_{SW} = 300 kHz		89%		
			V_{OUT} = 2.5 V, f_{SW} = 250 kHz		87%		
	Transient response	25% to 75% load step 1 A/µs slew rate	Over/undershoot		130		mV
			Recovery Time		60		µs

(1) See *Voltage Dropout* for information on voltage dropout.
(2) The maximum output voltage varies depending on the output current (see *Output Current vs Output Voltage*).
(3) The overall output voltage tolerance will be affected by the tolerance of the external R_{FBT} and R_{FBB} resistors.

ADVANCE INFORMATION

Electrical Characteristics (continued)

Over –40°C to +105°C ambient temperature, V_{IN} = 24 V, V_{OUT} = 5 V, I_{OUT} = I_{OUT} maximum, f_{sw} = 450 kHz (unless otherwise noted); C_{IN1} = 2 × 4.7-µF, 50-V, 1210 ceramic; C_{IN2} = 100-µF, 50-V, electrolytic; C_{OUT} = 4 × 22-µF, 25-V, 1210 ceramic. Minimum and maximum limits are specified through production test or by design. Typical values represent the most likely parametric norm and are provided for reference only.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SOFT START						
T_{SS}	Internal soft start time			6		ms
THERMAL						
T_{SHDN}	Thermal shutdown	Shutdown temperature		170		°C
		Hysteresis		15		°C
ENABLE (EN)						
V_{EN-H}	EN rising threshold		1.4	1.55	1.7	V
V_{EN-HYS}	EN hysteresis voltage			0.4		V
I_{EN}	EN Input leakage current	V_{IN} = 4 V to 36 V, V_{EN} = 2 V		10	100	nA
		V_{IN} = 4 V to 36 V, V_{EN} = 36 V			1	µA
POWER GOOD (PGOOD)						
V_{PGOOD}	PGOOD thresholds	V_{OUT} rising (fault)		107%		
		V_{OUT} falling (good)		105.5%		
		V_{OUT} rising (good)		94%		
		V_{OUT} falling (fault)		92.5%		
	Minimum V_{IN} for valid PGOOD	50-µA pullup, V_{EN} = 0 V, T_A = 25°C			1.5	V
	PGOOD low voltage	0.5-mA pullup, V_{EN} = 0 V			0.4	V
CAPACITANCE						
C_{IN}	External input capacitance	Ceramic type	9.4 (4)			µF
		Non-ceramic type		47 (4)		µF
C_{OUT}	External output capacitance		min (5)		max (6)	µF

(4) A minimum of 9.4 µF (2 × 4.7 µF) ceramic input capacitance is required for proper operation. An additional 47 µF of bulk capacitance is recommended for applications with transient load requirements. See the *Input Capacitors* section of the datasheet for further guidance.
(5) The minimum amount of required output capacitance varies depending on the output voltage (see *Output Capacitor Selection*). A minimum amount of ceramic output capacitance is required. Locate the capacitance close to the device. Adding additional ceramic or non-ceramic capacitance close to the load improves the response of the regulator to load transients.
(6) The maximum allowable output capacitance varies depending on the output voltage (see *Output Capacitor Selection*).

ADVANCE INFORMATION

6.6 Switching Characteristics

Over operating ambient temperature range (unless otherwise noted)
Minimum and maximum limits are specified through production test or by design. Typical values represent the most likely parametric norm, and are provided for reference only.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
FREQUENCY (RT) and SYNCHRONIZATION (EN/SYNC)						
f_{SW}	Default switching frequency	RT pin = open	340	400	460	kHz
	Switching frequency range		200		1200	kHz
V_{SYNC}	Peak-to-peak amplitude of SYNC clock AC signal (measured at SYNC pin)		2.8		5.5	V
T_{S-MIN}	Minimum SYNC ON/OFF time			100		ns

6.7 Typical Characteristics (V_{IN} = 5 V)

The typical characteristic data has been developed from actual products tested at 25°C. This data is considered typical for the device.



图 1. Efficiency vs Output Current



图 2. Power Dissipation vs Output Current



C_{OUT} = 4 × 22 µF, 25 V, 1210 ceramic

图 3. Voltage Ripple vs Output Current



V_{OUT} = 2.5 V f_{SW} = 250 kHz

图 4. Safe Operating Area



V_{OUT} = 3.3 V f_{SW} = 300 kHz

图 5. Safe Operating Area

ADVANCE INFORMATION

6.8 Typical Characteristics (V_{IN} = 12 V)

The typical characteristic data has been developed from actual products tested at 25°C. This data is considered typical for the device.



图 6. Efficiency vs Output Current



图 7. Power Dissipation vs Output Current



C_{OUT} = 4 × 22 µF, 25 V, 1210 ceramic

图 8. Voltage Ripple vs Output Current



V_{OUT} = 2.5 V f_{SW} = 250 kHz

图 9. Safe Operating Area



V_{OUT} = 3.3 V f_{SW} = 300 kHz

图 10. Safe Operating Area



V_{OUT} = 5 V f_{SW} = 450 kHz

图 11. Safe Operating Area

ADVANCE INFORMATION

6.9 Typical Characteristics (V_{IN} = 24 V)

The typical characteristic data has been developed from actual products tested at 25°C. This data is considered typical for the device.



图 12. Efficiency vs Output Current



图 13. Power Dissipation vs Output Current



C_{OUT} = 4 × 22 µF, 25 V, 1210 ceramic

图 14. Voltage Ripple vs Output Current



V_{OUT} = 3.3 V f_{SW} = 300 kHz

图 15. Safe Operating Area



V_{OUT} = 5 V f_{SW} = 450 kHz

图 16. Safe Operating Area



V_{OUT} = 12 V f_{SW} = 900 kHz

图 17. Safe Operating Area

ADVANCE INFORMATION

7 Detailed Description

7.1 Overview

The LMZM33603 is a full-featured, 36-V input, 3-A, synchronous, step-down converter with PWM, MOSFETs, shielded inductor, and control circuitry integrated into a low-profile, overmolded package. The device integration enables small designs, while providing the ability to adjust key parameters to meet specific design requirements. The LMZM33603 provides an output voltage range of 1 V to 18 V. An external resistor divider is used to adjust the output voltage to the desired value. The switching frequency can also be adjusted, by either an external resistor or a sync signal, which allows the LMZM33603 to accommodate a variety of input and output voltage conditions as well as optimize efficiency. The device provides accurate voltage regulation over a wide load range by using a precision internal voltage reference. Input undervoltage lockout is internally set at 3.6 V (typical), but can be adjusted upward using a resistor divider on the EN/SYNC pin of the device. The EN/SYNC pin can also be pulled low to put the device into standby mode to reduce input quiescent current. A power-good signal is provided to indicate when the output is within its nominal voltage range. Thermal shutdown and current limit features protect the device during an overload condition. An 18-pin, QFN package that includes exposed bottom pads provides a thermally enhanced solution for space-constrained applications.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Adjusting the Output Voltage

A resistor divider connected to the FB pin (pin 16) programs the output voltage of the LMZM33603. The output voltage adjustment range is from 1 V to 18 V. (See *Output Current vs Output Voltage* for the maximum allowable output voltage as a function of output current.) 图 18 shows the feedback resistor connections for setting the output voltage. The recommended value of R_{FBB} is 10 kΩ. The value for R_{FBT} can be calculated using 公式 1. Depending on the output voltage, a feed-forward capacitor, C_{FF}, may be required for optimum transient performance. 表 1 lists the standard external R_{FBT} and C_{FF} values for several output voltages between 2.5 V and 18 V. 表 2 lists the values for output voltages below 2.5 V. Additionally, 表 1 and 表 2 include the recommended switching frequency (F_{SW}), the frequency setting resistor (R_{RT}), and the minimum and maximum output capacitance for each of the output voltages listed.

For designs with R_{FBB} other than 10 kΩ, adjust C_{FF} and R_{FBT} such that (C_{FF} × R_{FBT}) is unchanged and adjust R_{FBT} such that (R_{FBT} / R_{FBB}) is unchanged.

$$R_{FBT} = 10 \times (V_{OUT} - 1)(k\Omega) \quad (1)$$



图 18. Setting the Output Voltage

ADVANCE INFORMATION

Feature Description (接下页)

表 1. Required Component Values (V_{OUT} ≥ 2.5 V)

V_{OUT} (V)	R_{FBT} (kΩ)(1)	C_{FF} (pF)	f_{SW} (kHz)	R_{RT} (kΩ)	$C_{OUT(min)}$ (µF)(2)	$C_{OUT(max)}$ (µF)(3)
2.5	15.0	220	250	162	150	400
3.3	23.2	150	300	133	88	300
5	40.2	100	450	88.7	66	200
6	49.9	68	550	71.5	54	160
7.5	64.9	47	650	60.4	40	130
9	80.6	47	700	56.2	36	110
12	110	open	900	44.2	22	80
13.5	124	open	1000	39.2	22	75
15	140	open	1100	35.7	20	65
18	169	open	1200	33.2	16	55

(1) R_{FBB} = 10.0 kΩ.
(2) For output voltages ≥ 2.5 V, the minimum required output capactiance must be comprised of **ceramic** type and account for DC bias and temperature derating.
(3) The maximum output capactiance must include the required ceramic $C_{OUT(min)}$. Additional capacitance, may be ceramic type, low-ESR polymer type, or a combination of the two.

表 2. Required Component Values (V_{OUT} < 2.5 V)

V_{OUT} (V)	R_{FBT} (kΩ)(1)	C_{FF} (pF)	F_{SW} (kHz)	R_{RT} (kΩ)	C_{OUT}
1 to 2.5	see 公式 1	open	250	162	150-µF ceramic + 470-µF polymer

(1) R_{FBB} = 10 kΩ. For V_{OUT} = 1 V, R_{FBB}= open and R_{FBT} = 0 Ω.

7.3.2 Feed-Forward Capacitor, C_{FF}

The LMZM33603 is internally compensated to be stable over the operating frequency and output voltage range. However, depending on the output voltage, an additional feed-forward capacitor may be required. TI recommends an external feed-forward capacitor, C_{FF}, be placed in parallel with the top resistor divider, R_{FBT} for optimum transient performance. The value for C_{FF} can be calculated using 公式 2.

$$C_{FF} = \frac{1000}{4\pi\left(\frac{8.32}{V_{OUT} \times C_{OUT}}\right) \times R_{FBT}} (pF) \quad (2)$$

where

- C_{OUT} is the value after derating in µF
- R_{FBT} is in kΩ

Refer to the *表 1* for the recommended C_{FF} value for several output voltages.

ADVANCE INFORMATION

7.3.3 Output Current vs Output Voltage

The rated output current of the LMZM33603 depends on the output voltage required for an application. The output current derates at output voltages above 13.5 V. The area under the curve in 图 19 shows the operating range of the LMZM33603.



图 19. Output Current vs Output Voltage

7.3.4 Voltage Dropout

Voltage dropout is the difference between the input voltage and output voltage that is required to maintain output voltage regulation while providing the rated output current.

To ensure the LMZM33603 maintains output voltage regulation at the recommended switching frequency, over the operating temperature range, the following requirements apply:

For output voltages ≤ 5 V, the minimum V_{IN} is 4 V or (V_{OUT} + 1.5 V), whichever is greater.

For output voltages > 5 V, the minimum V_{IN} is (1.3 × V_{OUT}).

However, if fixed switching frequency operation is not required, the LMZM33603 operates in a frequency foldback mode when the dropout voltage is less than the recommendations above. Frequency foldback reduces the switching frequency to allow the output voltage to maintain regulation as input voltage decreases. 图 20 through 图 25 show typical dropout voltage and frequency foldback curves for 3.3 V, 5 V, and 12 V outputs at T_A = 25°C. (Note: As ambient temperature increases, dropout voltage and frequency foldback occur at higher input voltage.)



V_{OUT} = 3.3 V f_{SW} = 300 kHz

图 20. Voltage Dropout



V_{OUT} = 3.3 V f_{SW} = 300 kHz

图 21. Frequency Foldback

ADVANCE INFORMATION



V_{OUT} = 5 V f_{SW} = 450 kHz

图 22. Voltage Dropout



V_{OUT} = 5 V f_{SW} = 450 kHz

图 23. Frequency Foldback



V_{OUT} = 12 V f_{SW} = 900 kHz

图 24. Voltage Dropout



V_{OUT} = 12 V f_{SW} = 900 kHz

图 25. Frequency Foldback

ADVANCE INFORMATION

7.3.5 Switching Frequency (RT)

The switching frequency range of the LMZM33603 is 200 kHz to 1.2 MHz. The switching frequency can easily be set by connecting a resistor (R_{RT}) between the RT pin and AGND. Additionally, the RT pin can be left floating and the LMZM33603 will operate at 400 kHz default switching frequency. Use 公式 3 to calculate the R_{RT} value for a desired frequency or simply select from 表 3 or 表 4.

The switching frequency must be selected based on the output voltage setting of the device. See 表 3 for R_{RT} resistor values and the allowable output voltage range for a given switching frequency for three common input voltages. Additionally, if an application requires 2 A or less of output current, use 表 4 to determine the allowable output voltage range for a given switching frequency

$$R_{RT} = \left(\frac{40200}{f_{SW}\,(kHz)} \right) - 0.6\,(k\Omega) \tag{3}$$

表 3. Switching Frequency vs Output Voltage (I_{OUT} = 3 A)

SWITCHING FREQUENCY (kHz)	R_{RT} RESISTOR (kΩ)	V_{IN} = 5 V (±5%)		V_{IN} = 12 V (±5%)		V_{IN} = 24 V (±5%)	
		V_{OUT} RANGE (V)		V_{OUT} RANGE (V)		V_{OUT} RANGE (V)	
		MIN	MAX	MIN	MAX	MIN	MAX
200	200	1	3	1	5.1	1	3.8
250	158	1	3.2	1	5.8	1	5.2
300	133	1	3.2	1	6.4	1	7.1
350	113	1	3.1	1	6.9	1	10.2
400	100 or (RT pin open)	1	3.1	1	7.5	1	10.9
450	88.7	1	3.1	1	7.9	1.2	11.5
500	78.7	1	3	1	8.4	1.3	12.2
550	71.5	1	3	1	8.8	1.4	12.8
600	66.5	1	3	1	9	1.6	13.4
650	60.4	1	2.9	1	8.9	1.7	13.5
700	56.2	1	2.9	1	8.9	1.8	13.5
750	52.3	1	2.9	1	8.8	2.0	13.5
800	49.9	1	2.8	1	8.7	2.1	13.5
850	46.4	1	2.8	1.1	8.6	2.2	13.5
900	44.2	1	2.8	1.2	8.5	2.3	13.5
950	41.2	1	2.7	1.2	8.4	2.5	13.5
1000	39.2	1	2.7	1.3	8.4	2.6	13.5
1050	37.4	1	2.7	1.4	8.3	2.7	13.5
1100	35.7	1	2.6	1.4	8.2	2.9	13.5
1150	34	1	2.6	1.5	8.1	3	13.5
1200	33.2	1	2.6	1.6	8	3.1	13.5

ADVANCE INFORMATION

表 4. Switching Frequency vs Output Voltage (I_{OUT} ≤ 2A)

SWITCHING FREQUENCY (kHz)	R_{RT} RESISTOR (kΩ)	V_{IN} = 5 V (±5%)		V_{IN} = 12 V (±5%)		V_{IN} = 24 V (±5%)	
		V_{OUT} RANGE (V)		V_{OUT} RANGE (V)		V_{OUT} RANGE (V)	
		MIN	MAX	MIN	MAX	MIN	MAX
200	200	1	3.4	1	5.5	1	6.2
250	158	1	3.5	1	6.2	1	10.6
300	133	1	3.5	1	6.8	1	10.6
350	113	1	3.5	1	7.4	1	10.7
400	100 or (RT pin open)	1	3.5	1	7.9	1	11.4
450	88.7	1	3.5	1	8.4	1.2	12.1
500	78.7	1	3.5	1	8.9	1.3	12.8
550	71.5	1	3.4	1	9.3	1.4	13.4
600	66.5	1	3.4	1	9.5	1.6	14.1
650	60.4	1	3.4	1	9.4	1.7	14.6
700	56.2	1	3.3	1	9.3	1.8	15.2
750	52.3	1	3.3	1	9.2	2	15.8
800	49.9	1	3.3	1	9.1	2.1	16.3
850	46.4	1	3.2	1.1	9.0	2.2	16.8
900	44.2	1	3.2	1.2	9.0	2.3	17.3
950	41.2	1	3.2	1.2	8.9	2.5	17.8
1000	39.2	1	3.1	1.3	8.8	2.6	18
1050	37.4	1	3.1	1.4	8.7	2.7	18
1100	35.7	1	3.1	1.4	8.6	2.9	18
1150	34	1	3	1.5	8.5	3	18
1200	33.2	1	3	1.6	8.5	3.1	18

ADVANCE INFORMATION

7.3.6 Synchronization (SYNC)

The LMZM33603 switching frequency can also be synchronized to an external clock from 200 kHz to 1.2 MHz. To implement the synchronization feature, couple an AC signal to the EN/SYNC pin (pin 2) with a peak-to-peak amplitude of at least 2.8 V, not to exceed 5.5 V. The minimum SYNC clock ON and OFF time must be longer than 100ns. The AC signal must be coupled through a small capacitor (1 nF) as shown in 图 26. R_{ENT} is required for this synchronization circuit, but R_{ENB} is not required if an external UVLO adjustment is not needed.

Before the external clock is present, or when a valid clock signal is removed, the device works in RT mode and the switching frequency is set by R_{RT} resistor. Select R_{RT} so that it sets the frequency close to the external synchronization frequency. When the external clock is present, the SYNC mode overrides the RT mode.

The synchronization frequency must be selected based on the output voltages of the devices being synchronized. 表 3 and 表 4 show the allowable frequencies for a given range of output voltages. For the most efficient solution, always select the lowest allowable frequency.



图 26. AC-Coupled SYNC Signal

7.3.7 Input Capacitors

The LMZM33603 requires a minimum input capacitance of 9.4 µF (2 × 4.7 µF) of ceramic type. High-quality, ceramic type X5R or X7R capacitors with sufficient voltage rating are recommended. TI recommends an additional 100 µF of non-ceramic capacitance for applications with transient load requirements. The voltage rating of input capacitors must be greater than the maximum input voltage.

表 5. Recommended Input Capacitors(1)

VENDOR	SERIES	PART NUMBER	CAPACITOR CHARACTERISTICS		
			WORKING VOLTAGE (V)	CAPACITANCE(2) (µF)	ESR(3) (mΩ)
Murata	X7R	GRM32ER71H475KA88L	50	4.7	2
TDK	X5R	C3225X5R1H106K250AB	50	10	3
Murata	X7R	GRM32ER71H106KA12	50	10	2
TDK	X7R	C3225X7R1H106M250AB	50	10	3
Panasonic	ZA	EEHZA1H101P	50	100	28

(1) **Capacitor Supplier Verification, RoHS, Lead-free and Material Details**
Consult capacitor suppliers regarding availability, material composition, RoHS and lead-free status, and manufacturing process requirements for any capacitors identified in 表 5.
(2) Standard capacitance values.
(3) Maximum ESR at 100 kHz, 25°C.

ADVANCE INFORMATION

7.3.8 Output Capacitors

The LMZM33603 minimum and maximum output capacitance listed in 表 1 and 表 2 represents the amount of *effective* capacitance. The effects of DC bias and temperature variation must be considered when using ceramic capacitance. For ceramic capacitors, the package size, voltage rating, and dielectric material will contribute to differences between the standard rated value and the actual effective value of the capacitance.

When adding additional capacitance, above $C_{OUT(min)}$, the capacitance may be ceramic type, low-ESR polymer type, or a combination of the two. See 表 6 for a preferred list of output capacitors by vendor.

表 6. Recommended Output Capacitors(1)

VENDOR	SERIES	PART NUMBER	CAPACITOR CHARACTERISTICS		
			WORKING VOLTAGE (V)	CAPACITANCE(2) (µF)	ESR(3) (mΩ)
Murata	X7R	GRM32ER71E226KE15L	25	22	2
TDK	X5R	C3225X5R0J476K	6.3	47	2
Murata	X5R	GRM32ER61C476K	16	47	3
TDK	X5R	C3225X5R0J107M	6.3	100	2
Murata	X5R	GRM32ER60J107M	6.3	100	2
Murata	X5R	GRM32ER61A107M	10	100	2
Kemet	X5R	C1210C107M4PAC7800	16	100	2
Panasonic	POSCAP	6TPE100MI	6.3	100	18
Panasonic	POSCAP	6TPE150MF	6.3	150	15
Panasonic	POSCAP	10TPF150ML	10	150	15
Panasonic	POSCAP	6TPF220M9L	6.3	220	9
Panasonic	POSCAP	6TPE220ML	6.3	220	12
Panasonic	POSCAP	4TPF330ML	4	330	12
Panasonic	POSCAP	6TPF330M9L	6.3	330	9
Panasonic	POSCAP	6TPE470MAZU	6.3	470	35

(1) **Capacitor Supplier Verification, RoHS, Lead-free and Material Details**
Consult capacitor suppliers regarding availability, material composition, RoHS and lead-free status, and manufacturing process requirements for any capacitors identified in 表 5.
(2) Standard capacitance values.
(3) Maximum ESR at 100 kHz, 25°C.

ADVANCE INFORMATION

7.3.9 Output On/Off Enable (EN)

The voltage on the EN/SYNC pin provides electrical ON/OFF control of the device. Once the EN pin voltage exceeds the threshold voltage, the device starts operation. If the EN pin voltage is pulled below the threshold voltage, the regulator stops switching and enters low quiescent current state.

The EN pin cannot be open circuit or floating. The simplest way to enable the operation of the LMZM33603 is to connect the EN pin to VIN directly as shown in 图 27. This allows self-start-up of the LMZM33603 when VIN is within the operation range.

If an application requires controlling the EN pin, an external logic signal can be used to drive EN/SYNC pin as shown in 图 28. Applications using an open drain/collector device to interface with this pin require a pullup resistor to a voltage above the enable threshold.

图 29 and 图 30 show typical turnon and turnoff waveforms using the enable control.



图 27. Enabling the Device



图 28. Typical Enable Control



图 29. Enable Turnon



图 30. Enable Turnoff

7.3.10 Programmable Undervoltage Lockout (UVLO)

The LMZM33603 implements internal UVLO circuitry on the VIN pin. The device is disabled when the VIN pin voltage falls below the internal VIN UVLO threshold. The internal VIN UVLO rising threshold is 3.9 V (maximum) with a typical hysteresis of 300 mV.

If an application requires a higher UVLO threshold, a resistor divider can be placed on the EN/SYNC pin as shown in 图 31. 表 7 lists recommended resistor values for R_{ENT} and R_{ENB} to adjust the UVLO voltage.

To insure proper start-up and reduce input current surges, the UVLO threshold must be set to at least (V_{OUT} + 1.5 V) for output voltages ≤ 5 V and at least (1.3 × V_{OUT}) for output voltages > 5 V. TI recommends to set the UVLO threshold to approximately 80% to 85% of the minimum expected input voltage.

ADVANCE INFORMATION



图 31. Adjustable UVLO

表 7. Resistor Values for Adjusting UVLO

UVLO (V)	6.5	10	15	20	25	30
R_{ENT} (kΩ)	100	100	100	100	100	100
R_{ENB} (kΩ)	35.7	20.5	12.7	9.31	7.32	6.04

7.3.11 Power Good (PGOOD)

The LMZM33603 has a built-in power-good signal (PGOOD) which indicates whether the output voltage is within its regulation range. The PGOOD pin is an open-drain output that requires a pullup resistor to a nominal voltage source of 12 V or less. The maximum recommended PGOOD sink current is 1 mA. A typical pullup resistor value is between 10 kΩ and 100 kΩ.

Once the output voltage rises above 97% of the set voltage, the PGOOD pin rises to the pullup voltage level. The PGOOD pin is pulled low when the output voltage drops lower than 94% or rises higher than 107% of the nominal set voltage.

7.3.12 Overcurrent Protection (OCP)

The LMZM33603 is protected from overcurrent conditions. Hiccup mode is activated if a fault condition persists to prevent overheating. In hiccup mode, the regulator is shut down and kept off for 10 ms typical before the LMZM33603 tries to start again. If overcurrent or short-circuit fault condition still exist, hiccup repeats until the fault condition is removed. Hiccup mode reduces power dissipation under severe overcurrent conditions, and prevents overheating and potential damage to the device. Once the fault is removed, the module automatically recovers and returns to normal operation as shown in 图 33.



图 32. Overcurrent Limiting



图 33. Removal of Overcurrent

7.3.13 Thermal Shutdown

The internal thermal shutdown circuitry forces the device to stop switching if the junction temperature exceeds 170°C typically. The device reinitiates the power-up sequence when the junction temperature drops below 155°C typically.

7.4 Device Functional Modes

7.4.1 Active Mode

The LMZM33603 is in active mode when VIN is above the UVLO threshold and the EN/SYNC pin voltage is above the EN high threshold. The simplest way to enable the LMZM33603 is to connect the EN/SYNC pin to VIN. This allows self start-up of the LMZM33603 when the input voltage is in the operation range: 4 V to 36 V. In active mode, the LMZM33603 is in continuous conduction mode (CCM) with fixed switching frequency.

7.4.2 Shutdown Mode

The EN/SYNC pin provides electrical ON and OFF control for the LMZM33603. When the EN/SYNC pin voltage is below the EN low threshold, the device is in shutdown mode. In shutdown mode the standby current is 2 μA typical. The LMZM33603 also employs input UVLO protection. If VIN is below the UVLO level, the output of the regulator is turned off.

8 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The LMZM33603 is a synchronous, step-down, DC-DC power module. It is used to convert a higher DC voltage to a lower DC voltage with a maximum output current of 3 A. The LMZM33603 can be configured in an inverting buck-boost (IBB) topology with the output voltage inverted or negative with respect to ground. For more details, see TI Application Report *Inverting Application for the LMZM33603*. The following design procedure can be used to select components for the LMZM33603. Alternately, the WEBENCH® software may be used to generate complete designs. When generating a design, the WEBENCH® software utilizes an iterative design procedure and accesses comprehensive databases of components. See www.ti.com for more details.

8.2 Typical Application

The LMZM33603 only requires a few external components to convert from a wide input-voltage-supply range to a wide range of output voltages. 图 34 shows a basic LMZM33603 schematic with only the minimum required components.



图 34. LMZM33603 Typical Schematic

8.2.1 Design Requirements

For this design example, use the parameters listed in 表 8 as the input parameters and follow the design procedures in *Detailed Design Procedure*.

表 8. Design Example Parameters

DESIGN PARAMETER	VALUE
Input voltage V_{IN}	24 V typical
Output voltage V_{OUT}	5 V
Output current rating	3 A
Operating frequency	450 kHz

ADVANCE INFORMATION

8.2.2 Detailed Design Procedure

8.2.2.1 Output Voltage Setpoint

The output voltage of the LMZM33603 device is externally adjustable using a resistor divider. The recommended value of R_{FBB} is 10 kΩ. The value for R_{FBT} can be selected from 表 1 or calculated using 公式 4:

$$R_{FBT} = 10 \times (V_{OUT} - 1)(k\Omega) \quad (4)$$

For the desired output voltage of 5 V, the formula yields a value of 40 kΩ. Choose the closest available value of 40.2 kΩ for R_{FBT}.

8.2.2.2 Feed-Forward Capacitor (C_{FF})

TI recommends placing an external feed-forward capacitor, C_{FF} in parallel with the top resistor divider, R_{FBT} for optimum transient performance. The value for C_{FF} can be calculated using 公式 2 or selected from 表 1. The recommended C_{FF} value for 5-V application is 100 pF.

8.2.2.3 Setting the Switching Frequency

The recommended switching frequency for a 5-V application is 450 kHz. To set the switching frequency to 450 kHz, a 88.7-kΩ R_{RT} resistor is required.

8.2.2.4 Input Capacitors

The LMZM33603 requires a minimum input capacitance of 10 µF (or 2 × 4.7 µF) ceramic type. High-quality ceramic type X5R or X7R capacitors with sufficient voltage rating are recommended. An additional 100 µF of non-ceramic capacitance is recommended for applications with transient load requirements. The voltage rating of input capacitors must be greater than the maximum input voltage.

For this design, a 10-µF, 50-V, ceramic capacitor was selected.

8.2.2.5 Output Capacitor Selection

The LMZM33603 requires a minimum amount of output capacitance for proper operation. The minimum amount of required output varies depending on the output voltage. See 表 1 for the required output capacitance.

For this design example, four 22 µF, 25 V ceramic capacitors are used.

8.2.2.6 Application Curves



V_{IN} = 24 V V_{OUT} = 5 V I_{OUT} = 0.75 A to 2.25 A
C_{OUT} = 4 × 22 µF Slew rate: 1 A/µs

图 35. Transient Response



V_{IN} = 24 V V_{OUT} = 5 V C_{OUT} = 4 × 22 µF

图 36. Enable Turnon

ADVANCE INFORMATION

9 Power Supply Recommendations

The LMZM33603 is designed to operate from an input voltage supply range between 4 V and 36 V. This input supply must be well regulated and able to withstand maximum input current and maintain a stable voltage. The resistance of the input supply rail must be low enough that an input current transient does not cause a high enough drop at the LMZM33603 supply voltage that can cause a false UVLO fault triggering and system reset.

If the input supply is located more than a few inches from the LMZM33603 additional bulk capacitance may be required in addition to the ceramic bypass capacitors. The typical amount of bulk capacitance is a 100-µF electrolytic capacitor.

10 Layout

The performance of any switching power supply depends as much upon the layout of the PCB as the component selection. The following guidelines will help users design a PCB with the best power conversion performance, optimal thermal performance, and minimized generation of unwanted EMI.

10.1 Layout Guidelines

To achieve optimal electrical and thermal performance, an optimized PCB layout is required. 图 37 thru 图 40, shows a typical PCB layout. Some considerations for an optimized layout are:

- Use large copper areas for power planes (VIN, VOUT, and PGND) to minimize conduction loss and thermal stress.
- **Connect PGND pins 14 and 15 directly to pin 18 using thick copper traces.**
- Connect the SW pins together using a small copper island under the device for thermal relief.
- Place ceramic input and output capacitors close to the device pins to minimize high frequency noise.
- Locate additional output capacitors between the ceramic capacitor and the load.
- Keep AGND and PGND separate from one another.
- Place R_{FBT}, R_{FBB}, R_{RT}, and C_{FF} as close as possible to their respective pins.
- Use multiple vias to connect the power planes to internal layers.

10.2 Layout Examples



图 37. Typical Top-Layer Layout



图 38. Typical Layer-2 Layout

Layout Examples (接下页)



图 39. Typical Layer 3 Layout



图 40. Typical Bottom-Layer Layout

LMZM33603		VALUE	UNIT
Weight		0.74	grams
Flammability	Meets UL 94 V-O		
MTBF Calculated Reliability	Per Bellcore TR-332, 50% stress, T_A = 40°C, ground benign	xxx	MHrs

ADVANCE INFORMATION

11 器件和文档支持

11.1 器件支持

11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

11.2 相关文档

如需相关文档，请参阅：

TI 应用报告*适用于 LMZM33603 的反向应用*

11.3 接收文档更新通知

要接收文档更新通知，请导航至 TI.com 上的器件产品文件夹。请单击右上角的*提醒我* 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

11.4 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商“按照原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 《使用条款》。

TI E2E™ 在线社区 ***TI 的工程师对工程师 (E2E) 社区。*** 此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中，您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 ***TI 参考设计支持*** 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

11.5 商标

E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

11.6 静电放电警告

这些装置包含有限的内置 ESD 保护。 存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

11.7 Glossary

SLYZ022 — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

ADVANCE INFORMATION

12 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更，恕不另行通知和修订此文档。如欲获取此数据表的浏览器版本，请参阅左侧的导航。

ADVANCE INFORMATION

ADVANCE INFORMATION

PACKAGE OUTLINE

RLR0018A

B2QFN - 4.1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pads must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT

RLR0018A

B2QFN - 4.1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
SOLDER MASK DEFINED
SCALE: 12X

4223378/B 09/2017

NOTES: (continued)

4. This package designed to be soldered to a thermal pads on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

ADVANCE INFORMATION

ADVANCE INFORMATION

EXAMPLE STENCIL DESIGN

RLR0018A — **B2QFN - 4.1 mm max height**

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.1 mm THICK STENCIL

EXPOSED PAD 8 & 18:
68% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:12X

4223378/B 09/2017

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LMZM33603RLRR	ACTIVE	B2QFN	RLR	18	500	RoHS (In Work) & Green (In Work)	Call TI	Call TI	-40 to 105	LMZM33603	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

PACKAGE OUTLINE

RLR0018A

B2QFN - 4.1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pads must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT

RLR0018A

B2QFN - 4.1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
SOLDER MASK DEFINED
SCALE: 12X

4223378/B 09/2017

NOTES: (continued)

4. This package designed to be soldered to a thermal pads on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



SOLDER PASTE EXAMPLE
BASED ON 0.1 mm THICK STENCIL

EXPOSED PAD 8 & 18:
68% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:12X

4223378/B 09/2017

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要声明

德州仪器 (TI) 公司有权按照最新发布的 JESD46 对其半导体产品和服务进行纠正、增强、改进和其他修改，并不再按最新发布的 JESD48 提供任何产品和服务。买方在下订单前应获取最新的相关信息，并验证这些信息是否完整且是最新的。

TI 公布的半导体产品销售条款 (http://www.ti.com/sc/docs/stdterms.htm) 适用于 TI 已认证和批准上市的已封装集成电路产品的销售。另有其他条款可能适用于其他类型 TI 产品及服务的使用或销售。

复制 TI 数据表上 TI 信息的重要部分时，不得变更该等信息，且必须随附所有相关保证、条件、限制和通知，否则不得复制。TI 对该等复制文件不承担任何责任。第三方信息可能受到其它限制条件的制约。在转售 TI 产品或服务时，如果存在对产品或服务参数的虚假陈述，则会失去相关 TI 产品或服务的明示或暗示保证，且构成不公平的、欺诈性商业行为。TI 对此类虚假陈述不承担任何责任。

买方和在系统中整合 TI 产品的其他开发人员（总称“设计人员”）理解并同意，设计人员在设计应用时应自行实施独立的分析、评价和判断，且应全权 负责并确保 应用的安全性， 及设计人员的 应用 （包括应用中使用的所有 TI 产品）应符合所有适用的法律法规及其他相关要求。设计人员就自己设计的 应用声明，其具备制订和实施下列保障措施所需的一切必要专业知识，能够 (1) 预见故障的危险后果，(2) 监视故障及其后果，以及 (3) 降低可能导致危险的故障几率并采取适当措施。设计人员同意，在使用或分发包含 TI 产品的任何 应用前， 将彻底测试该等 应用和 和该等应用所用 TI 产品的 功能而设计。

TI 提供技术、应用或其他设计建议、质量特点、可靠性数据或其他服务或信息，包括但不限于与评估模块有关的参考设计和材料（总称“TI 资源”），旨在帮助设计人员开发整合了 TI 产品的 应用， 如果设计人员（个人，或如果是代表公司，则为设计人员的公司）以任何方式下载、访问或使用任何特定的 TI 资源，即表示其同意仅为该等目标，按照本通知的条款使用任何特定 TI 资源。

TI 所提供的 TI 资源，并未扩大或以其他方式修改 TI 对 TI 产品的公开适用的质保及质保免责声明；也未导致 TI 承担任何额外的义务或责任。TI 有权对其 TI 资源进行纠正、增强、改进和其他修改。除特定 TI 资源的公开文档中明确列出的测试外，TI 未进行任何其他测试。

设计人员只有在开发包含该等 TI 资源所列 TI 产品的 应用时， 才被授权使用、复制和修改任何相关单项 TI 资源。但并未依据禁止反言原则或其他法理授予您任何TI知识产权的任何其他明示或默示的许可，也未授予您 TI 或第三方的任何技术或知识产权的许可，该等产权包括但不限于任何专利权、版权、屏蔽作品权或与使用TI产品或服务的任何整合、机器制作、流程相关的其他知识产权。涉及或参考了第三方产品或服务的信息不构成使用此类产品或服务的许可或与其相关的保证或认可。使用 TI 资源可能需要您向第三方获得对该等第三方专利或其他知识产权的许可。

TI 资源系“按原样”提供。TI 兹免除对资源及其使用作出所有其他明确或默认的保证或陈述，包括但不限于对准确性或完整性、产权保证、无屡发故障保证，以及适销性、适合特定用途和不侵犯任何第三方知识产权的任何默认保证。TI 不负责任何申索，包括但不限于因组合产品所致或与之有关的申索，也不为或对设计人员进行辩护或赔偿，即使该等产品组合已列于 TI 资源或其他地方。对因 TI 资源或其使用引起或与之有关的任何实际的、直接的、特殊的、附带的、间接的、惩罚性的、偶发的、从属或惩戒性损害赔偿，不管 TI 是否获悉可能会产生上述损害赔偿，TI 概不负责。

除 TI 已明确指出特定产品已达到特定行业标准（例如 ISO/TS 16949 和 ISO 26262）的要求外，TI 不对未达到任何该等行业标准要求而承担任何责任。

如果 TI 明确宣称产品有助于功能安全或符合行业功能安全标准，则该等产品旨在帮助客户设计和创作自己的 符合 相关功能安全标准和要求的应用。在应用内使用产品的行为本身不会 配有 任何安全特性。设计人员必须确保遵守适用于其应用的相关安全要求和 标准而设计。设计人员不可将任何 TI 产品用于关乎性命的医疗设备，除非已由各方获得授权的管理人员签署专门的合同对此类应用专门作出规定。关乎性命的医疗设备是指出现故障会导致严重身体伤害或死亡的医疗设备（例如生命保障设备、心脏起搏器、心脏除颤器、人工心脏泵、神经刺激器以及植入设备）。此类设备包括但不限于，美国食品药品监督管理局认定为 III 类设备的设备，以及在美国以外的其他国家或地区认定为同等类别设备的所有医疗设备。

TI 可能明确指定某些产品具备某些特定资格（例如 Q100、军用级或增强型产品）。设计人员同意，其具备一切必要专业知识，可以为自己的应用选择适合的 产品， 并且正确选择产品的风险由设计人员承担。设计人员单方面负责遵守与该等选择有关的所有法律或监管要求。

设计人员同意向 TI 及其代表全额赔偿因其不遵守本通知条款和条件而引起的任何损害、费用、损失和/或责任。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122