


# NVIDIA JETSON TX2 USB2.0 TUNING GUIDE

DA-08689-001\_v1.0 | August 2017



## **DOCUMENT CHANGE HISTORY**

### DA-08689-001\_v1.0

Version	Date	Description of Change
1.0	August 15, 2017	Initial Release

## **TABLE OF CONTENTS**

Overview	1
Required Equipment	2
Registers for Host Mode Testing	3
Test Mode Programming Sequence	5
Registers to Adjust High Speed USB2.0 Eye Diagram	
Tuning Procedure	
HS_CURR_LEVEL Offset Apply Procedure	10
Software Verification	

## **LIST OF FIGURES**

Figure 1.	Tegra X2 USB Controllers and Interfaces Routing Map	3
Figure 2.	Jetson TX2 Connection Example	4

## **LIST OF TABLES**

Table 1.	xUSB USB2.0 Port Test Control Registers	4
	xUSB Registers	
Table 3.	FUSE_USB Registers	8
Table 4.	EQ Function	9

## **OVERVIEW**

This application note describes the registers and steps needed to tune the USB2.0 high speed eye diagram for NVIDIA® Jetson™ TX2. USB-IF provides complete test specification and instructions on their website for high speed host and device mode testing. NVIDIA typically uses Tektronix oscilloscopes for USB characterization. The following test procedures are for Tektronix oscilloscopes.

- ► Host Mode Testing
  - Procedure for using Tektronix TDS694C: http://www.usb.org/developers/docs/Host HS Test.pdf
  - Procedure for using other Tektronix scopes: http://www.usb.org/developers/docs/Host test procedure.pdf
- ▶ Device Mode Testing
  - Procedure for using Tektronix TDS694C: http://www.usb.org/developers/compliance/Device HS Test.pdf
  - Procedure for using other Tektronix scopes: http://www.usb.org/developers/docs/DeviceTestProcedure.pdf

Customers are free to use oscilloscopes from other vendors to do USB characterization.



**Note:** Jetson TX2 utilizes NVIDIA® Tegra® X2 which is a Parker series SoC.

## REQUIRED EQUIPMENT

- ▶ Tektronix TDS694C or faster digital sampling oscilloscope
- ▶ Tektronix P6247 or P6248 or equivalent differential probe \* 1
- ▶ High-speed USB Electrical Test Fixture
- ► Oscilloscope USB test Software
- ▶ Tool to access register/memory space in Tegra or build a special image to force USB Test mode enabled

# REGISTERS FOR HOST MODE TESTING

Figure 1 shows the relationship between the USB ports and the xUSB controllers.




Figure 1. Tegra X2 USB Controllers and Interfaces Routing Map




Figure 2. Jetson TX2 Connection Example

Toggle the Jetson TX2 USB registers listed in Table 1 to force Test J, Test K, Test SE0 NAK, and Test Packet on the respective USB port.

Table 1. xUSB USB2.0 Port Test Control Registers

Descriptions	Register Name and Setting		
Normal Operations (default)	XUSB_XHCI_OP_PORTPMSCHS_x_TM [31:28] = 0000b		
Test J	XUSB_XHCI_OP_PORTPMSCHS_x_TM [31:28] = 0001b		
Test K	XUSB_XHCI_OP_PORTPMSCHS_x_TM [31:28] = 0010b		
Test SE0 NAK	XUSB_XHCI_OP_PORTPMSCHS_x_TM [31:28] = 0011b		
Test Packet	XUSB_XHCI_OP_PORTPMSCHS_x_TM [31:28] = 0100b		
Force enable	XUSB_XHCI_OP_PORTPMSCHS_x_TM [31:28] = 0101b		

#### **xUSB USB2.0 Port Registers Address:**

- ▶ USB0: 0x3530454: XUSB\_XHCI\_OP\_PORTPMSCHS\_3
- ▶ USB1: 0x3530464: XUSB\_XHCI\_OP\_PORTPMSCHS\_4
- ▶ USB2: 0x3530474: XUSB\_XHCI\_OP\_PORTPMSCHS\_5

# TEST MODE PROGRAMMING SEQUENCE

The programming sequence for enabling USB2.0 test mode is as follows:

- 1. Disable the auto-suspend for the controllers:
  - a) For example: the following command under Linux Kernel.

echo on > /sys/bus/usb/devices/usb1/power/control



Note: The "usb1" here is the XHCI USB2 controller; it may map to "usb2" if there is another USB controller on the board. The XHCI bus number can be found under /sys/devices/3530000.xhci/.

2. Set PP (Port Power) in Disabled state by XUSB\_XHCI\_OP\_PORTSC\* bit [9] = 0.

USB0: 0x3530450: XUSB\_XHCI\_OP\_PORTSC\_3

USB1: 0x3530460: XUSB\_XHCI\_OP\_PORTSC\_4

USB2: 0x3530470: XUSB\_XHCI\_OP\_PORTSC\_5

3. Set RS (Run/Stop) bit in the XUSB\_XHCI\_OP\_USBCMD\_0 bit [0] = 0.

0x3530020: XUSB\_XHCI\_OP\_USBCMD\_0

**4.** Wait for the HCHalted (HCH) bit in the XUSB\_XHCI\_OP\_USBSTS\_0 bit [0] = 1.

0x3530024: XUSB\_XHCI\_OP\_USBSTS\_0

5. Set the xUSB Port Test Control registers in PORTPMSCHS register (see Section "Registers for Host Mode Testing").

6. Disable Pad PD (power down) by clearing the  $XUSB_PADCTL_USB2_OTG_PADx_CTL_0_0$  bit [26] = 0.

USB0: 0x3520088: XUSB\_PADCTL\_USB2\_OTG\_PAD0\_CTL\_0\_0

USB1: 0x35200c8: XUSB\_PADCTL\_USB2\_OTG\_PAD1\_CTL\_0\_0

USB2: 0x3520108: XUSB\_PADCTL\_USB2\_OTG\_PAD2\_CTL\_0\_0

**7.** Plug in the test fixture to start USB2.0 eye diagram test.



Note: In Steps 2, 5, and 6, USB0 is USB0\_D+/D- (B39/B40), USB1 is USB1\_D+/D-(A38/A39), and USB2 is USB2\_D+/D- (B42/B43).

# REGISTERS TO ADJUST HIGH SPEED USB2.0 EYE DIAGRAM

The following are Jetson TX2 USB registers that may be needed to tune the USB2.0 eye diagram. The following "Tuning Procedure" section discusses how to use these registers during characterization.

**xUSB** Registers Table 2.

Register Name	Bit Fields	Description		
XUSB_PADCTL_USB2_OTG_PADx_CTL_0_0: Address 0x03520088 for USB0, 0x035200C8 for USB1, and 0x03520108 for USB2				
HS_SLEW (See Note 1) 8:6 HS slew rate control				
HS_CURR_LEVEL (See Note 2)	HS_CURR_LEVEL (See Note 2) 5:0 HS driver output setup control			
XUSB_PADCTL_USB2_OTG_PADx_CTL_1_0: Address 0x0352008C for USB0, 0x035200CC for USB1, and 0x0352010C for USB2				
TERM_RANGE_ADJ 6:3 HS termination control				
XUSB_PADCTL_USB2_BIAS_PAD_CTL_0_0: Address 0x03520284				
HS_SQUELCH_LEVEL (See Note 3)	2:0	HS SQUELCH control for device RX testing		
XUSB_PADCTL_USB2_OTG_PADx_CTL_3_0: Address 0x03520094 for USB0, 0x035200D4 for USB1, 0x03520114 for USB2				
HS_RXEQ	8:6	HS_RXEQ (device RX testing)		
HS_TXEQ	3:1	HS_TXEQ (device TX testing)		

### Notes:

- 1. HS\_SLEW where 0'b000 = slowest and 0'b111 = fastest
- 2. HS\_CURR\_LEVEL where 0'b000000 = highest current level and 0'b111111 = lowest current level
- 3. HS\_SQUELCH\_LEVEL where 0'b000 = lowest and 0'b111 = highest

The USBx is based on the module pin name, so USB0 is USB0\_D+/D- (B39/B40), USB1 is USB1\_D+/D-(A38/A39), and USB2 is USB2\_D+/D1 (B42/B43).

## **TUNING PROCEDURE**

During manufacturing chip production, each NVIDIA Tegra device is calibrated and the fuses corresponding to USB drive strength (HS\_CURR\_LEVEL), HS termination (TERM\_RANGE\_ADJ), and 15K host pull down (RPD\_CTRL) are burnt on each chip.

Before making any USB measurements, ensure that the values programmed during manufacturing are loaded for HS\_CURR\_LEVEL, TERM\_RANGE\_ADJ and RPD\_CTRL values into the pad configuration inputs.

To find out the default drive strength and HS termination value, read from FUSE\_USB\_CALIB\_0 fuse. USB\_CALIB bit [5:0] represents the fused HS\_CURR\_LEVEL value for USB0 port and USB CALIB bit [10:7] represents the TERM RANGE ADJ value for all the ports. USB\_CALIB [16:11] is HS\_CURR\_LEVEL for USB1 port, USB\_CALIB [22:17] is HS\_CURR\_LEVEL for USB2 port. FUSE\_USB\_CALIB\_EXT\_0[4:0] represents the RPD\_CTRL (host pull-down) for all ports. See Table "FUSE\_USB Registers" below for details.

Table 3. FUSE\_USB Registers

Register Name	Bit Field	Description	
FUSE_USB_CALIB_0 (Address 0x038201F0)			
USB_CALIB	22:17	HS_CURR_LEVEL for USB2	
USB_CALIB	16:11	HS_CURR_LEVEL for USB1	
USB_CALIB	10:7	TERM_RANGE_ADJ for all USB ports	
USB_CALIB 5:0		HS_CURR_LEVEL for USB 0	
FUSE_USB_CALIB_EXT_0 (Address 0x03820350)			
USB_CALIB_EXT	4:0	RPD_CTRL for all USB ports	

During the characterization stage, manually adjusting the HS\_CURR\_LEVEL value should be enough to fulfill compliance requirements. It is possible to try and increase termination as a last resort.



Note: NVIDIA does not recommend customers adjusting termination values. Do note that if the TERM\_RANGE\_ADJ needs to be adjusted, it may result in an impedance mismatch on the board and further attention may be needed.

It must be emphasized that if any HS\_CURR\_LEVEL modification is needed, it must be done as an offset to the default fused value since each device may have a different HS\_CURR\_LEVEL default value.

Do not apply a global overwrite HS\_CURR\_LEVEL value for all silicon. There is a mechanism provided in software to read fused USB drive strength and add an offset to it.

Pre-emphasis (EQ function) can also be tweaked for certain channel designs in addition to tweaking HS CURR LEVEL. EQ function can also help with long cable loss. To modify the EQ, write directly to XUSB\_PADCTL\_USB2\_OTG\_PADx\_CTL\_3\_0 bits [8:6] for HS\_RXEQ and [3:1] for HS\_TXEQ.

Table 4. **EQ** Function

HS_TXEQ[2:0]	AC Gain	HS_RXEQ[2:0]	SQ Level
00	+0 dB (default)	00	-0 dB (default)
01	+1.3 dB	01	-1.2 dB
10	+2.5 dB	10	-2.0 dB
11	+3.5 dB	11	-3.5 dB

Squelch is used to tune the RX sensitivity level - higher DCR loss will require a lower squelch level. To modify the squelch level, write directly to XUSB\_PADCTL\_USB2\_BIAS\_PAD\_CTL\_0\_0 bits [2:0].

Lastly, the slew rate can be modified by writing directly to XUSB\_PADCTL\_USB2\_OTG\_PADx\_CTL\_0\_0 bits [8:6].

# HS\_CURR\_LEVEL OFFSET APPLY PROCEDURE

If the default value does not fit customer design, please adjust the HS\_CURR\_LEVEL register in order to pass USB HS eye diagram. Follow these steps for tuning:

- 1. Obtain default value; read reg. "FUSE\_USB\_CALIB\_0" (Address: 0x38201F0):
  - a) USB\_CALIB [5:0]: USB pad HS\_CURR\_LEVEL[5:0] for USB0
  - b) USB\_CALIB [16:11]: USB pad HS\_CURR\_LEVEL[5:0] for USB1
  - c) USB\_CALIB [22:17]: USB pad HS\_CURR\_LEVEL[5:0] for USB2
- 2. Calculate offset from fused HS\_CURR\_LEVEL value and desired value to pass eye mask.
  - a) For example, if default value as 0x20, and desired value as 0x1C, where offset = -4
  - b) For example, if default value as 0x10, and desired value as 0x14, where offset = +4
- 3. Adjust HS CURR LEVEL register as described in the "Tuning Procedure" section.
  - a) Maximum allowable offset: ±6 steps
- **4.** Provide the "tuned offset steps" to software team.

# **SOFTWARE VERIFICATION**

A functional check is recommended. Connect the DUT to USB hosts and devices to perform a check on functionality.

To check if software implements the tuned offset step properly, load new software with offset included into another DUT and check to ensure:

HS\_CURR\_LEVEL = USB\_CALIB + tuned offset steps

#### Notice

The information provided in this specification is believed to be accurate and reliable as of the date provided. However, NVIDIA Corporation ("NVIDIA") does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information. NVIDIA shall have no liability for the consequences or use of such information or for any infringement of patents or other rights of third parties that may result from its use. This publication supersedes and replaces all other specifications for the product that may have been previously supplied.

NVIDIA reserves the right to make corrections, modifications, enhancements, improvements, and other changes to this specification, at any time and/or to discontinue any product or service without notice. Customer should obtain the latest relevant specification before placing orders and should verify that such information is current and complete.

NVIDIA products are sold subject to the NVIDIA standard terms and conditions of sale supplied at the time of order acknowledgement, unless otherwise agreed in an individual sales agreement signed by authorized representatives of NVIDIA and customer. NVIDIA hereby expressly objects to applying any customer general terms and conditions with regard to the purchase of the NVIDIA product referenced in this specification.

NVIDIA products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of the NVIDIA product can reasonably be expected to result in personal injury, death or property or environmental damage. NVIDIA accepts no liability for inclusion and/or use of NVIDIA products in such equipment or applications and therefore such inclusion and/or use is at customer's own risk.

NVIDIA makes no representation or warranty that products based on these specifications will be suitable for any specified use without further testing or modification. Testing of all parameters of each product is not necessarily performed by NVIDIA. It is customer's sole responsibility to ensure the product is suitable and fit for the application planned by customer and to do the necessary testing for the application in order to avoid a default of the application or the product. Weaknesses in customer's product designs may affect the quality and reliability of the NVIDIA product and may result in additional or different conditions and/or requirements beyond those contained in this specification. NVIDIA does not accept any liability related to any default, damage, costs or problem which may be based on or attributable to: (i) the use of the NVIDIA product in any manner that is contrary to this specification, or (ii) customer product designs.

No license, either expressed or implied, is granted under any NVIDIA patent right, copyright, or other NVIDIA intellectual property right under this specification. Information published by NVIDIA regarding third-party products or services does not constitute a license from NVIDIA to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property rights of the third party, or a license from NVIDIA under the patents or other intellectual property rights of NVIDIA. Reproduction of information in this specification is permissible only if reproduction is approved by NVIDIA in writing, is reproduced without alteration, and is accompanied by all associated conditions, limitations, and notices.

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS, AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY, OR OTHERWISE WITH RESPECT TO THE MATERIALS, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES OF NONINFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE. Notwithstanding any damages that customer might incur for any reason whatsoever, NVIDIA's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the NVIDIA terms and conditions of sale for the product.

#### ARM

ARM, AMBA and ARM Powered are registered trademarks of ARM Limited. Cortex, MPCore and Mali are trademarks of ARM Limited. All other brands or product names are the property of their respective holders. "ARM" is used to represent ARM Holdings plc; its operating company ARM Limited; and the regional subsidiaries ARM Inc.; ARM KK; ARM Korea Limited.; ARM Taiwan Limited; ARM France SAS; ARM Consulting (Shanghai) Co. Ltd.; ARM Germany GmbH; ARM Embedded Technologies Pvt. Ltd.; ARM Norway, AS and ARM Sweden AB.

#### **Trademarks**

NVIDIA, the NVIDIA logo, Jetson, and Tegra are trademarks and/or registered trademarks of NVIDIA Corporation in the U.S. and other countries. Other company and product names may be trademarks of the respective companies with which they are associated.

#### Copyright

© 2017 NVIDIA Corporation. All rights reserved.

