

NOTES (UNLESS OTHERWISE SPECIFIED):

1. THIS DRAWING SPECIFIES THE REQUIREMENTS FOR A PRINTED WIRING BOARD IN ACCORDANCE WITH SPECIFICATION IPC-A-600 CLASS 2 (LATEST REVISION).
2. THE PWB MUST BE LEAD FREE ASSEMBLY PROCESS COMPATIBLE AND MUST BE ABLE TO HANDLE A MINIMUM OF 5 CYCLES AT 260 DEGREES CELSIUS FOR 10 SECONDS.
3. BASE MATERIAL - LAMINATE AND PREPPREG SHALL MEET IPC-4101B-26, 83 or 98
Tg - MUST BE GREATER THAN OR EQUAL TO 150 DEGREES CELSIUS.
Td - MUST BE GREATER THAN OR EQUAL TO 330 DEGREES CELSIUS.
4. COPPER FOIL WEIGHT - SEE STACKUP DETAIL 'A'
5. CHARACTERISTIC IMPEDANCE - DETAIL 'B'
6. MINIMUM CONDUCTIVE WIDTH/SPACING TO BE .003"/.005"
7. PLATING FINISH - BOTH SIDES ENIG (ELECTROLESS NICKEL IMMERSION GOLD):
.05080-.232 MICRON (2-8 MICROINCH) OF GOLD OVER
2.540-6.350 MICRON (100-250 MICROINCH) OF NICKEL.

8. ALL THROUGH HOLE VIAS MAY BE PLATED SHUT.

9. SOLDERMASK - BLUE COLOR LDI SOLDERMASK, BOTH SIDES.
MODIFICATION OF SOLDERMASK IS NOT ALLOWED WITHOUT WRITTEN PERMISSION FROM NXP.
10. SILKSCREEN - WHITE EPOXY INK, BOTH SIDES. NO SILK ON PADS.
11. ELECTRICAL TEST - 100% IPCD356.
12. PRINTED WIRING BOARD IS TO BE INDIVIDUALLY BAGGED.
13. DRC'S MUST BE RUN ON THE GERBER BEFORE BUILDING BOARDS.
UNLESS PRIOR APPROVAL IS GIVEN IN WRITING BY NXP.
14. TEARDROPS MAYBE ADDED AT THE FAB HOUSE TO ALL SIGNAL LAYERS.

15. 2 SOLDER SAMPLES TO BE PROVIDED.

16. BASIC GRID INCREMENT AT 1:1 IS .0001.


17. SUPPLIER MARKINGS - ON SOLDER SIDE ONLY, WHERE SHOWN.
- MUST BE UL RECOGNIZED AND MUST HAVE AN ID THAT CONFORMS TO UL94V-0

18. THE PWB WILL BE MARKED AS LEAD FREE BY USE OF AN INK STAMP ~~Pb~~


19. THE PWB WILL BE MARKED AS LEAD FREE PROCESS COMPATIBLE BY USE OF AN INK STAMP (260°C)

20. ALL PLATED AND NON-PLATED THROUGH HOLES ARE TO BE DRILLED AT PRIMARY DRILL STEP.
ALL HOLE LOCATION TOLERANCES ARE TO BE $\pm .002$ IN REFERENCE TO THE PRIMARY DATUM.

21. FINISHED PCB MUST BE PANELIZED FOR ASSEMBLY ACCORDING TO CONTRACT MANUFACTURERS REQUIREMENTS. THE ADDITION OF RAILS AND .125' NON-PLATED TOOLING HOLES ARE AT THE DISCRETION OF CONTRACT MANUFACTURER. PANELIZATION MUST BE APPROVED BY CONTRACT MANUFACTURER.



DRILL CHART: TOP to BOTTOM				
ALL UNITS ARE IN MILS				
FIGURE	SIZE	TOLERANCE	PLATED	QTY
○	10.0	+0.0/-10.0	PLATED	703
•	14.0	+0.0/-14.0	PLATED	25
◦	18.0	+0.0/-18.0	PLATED	8
◌	18.0	+2.0/-2.0	PLATED	15
⊖	22.0	+2.0/-2.0	PLATED	2
⊖	28.0	+2.0/-2.0	PLATED	10
⊖	35.0	+2.0/-2.0	PLATED	14
⊖	39.0	+3.9/-2.0	PLATED	3
⊖	40.0	+3.0/-3.0	PLATED	145
⊖	59.0	+3.0/-3.0	PLATED	2
⊖	100.0	+2.0/-2.0	NON-PLATED	1
⊖	125.0	+3.0/-3.0	NON-PLATED	4
⊖	128.0	+2.0/-2.0	NON-PLATED	2
•	34.0x26.0	+2.0/-2.0	PLATED	2
•	34.0x26.0	+2.0/-2.0	PLATED	2
•	60.0x33.0	+2.0/-2.0	PLATED	2
•	60.0x33.0	+2.0/-2.0	PLATED	2
⊖	111.0x32.0	+2.0/-2.0	PLATED	3
⊖	122.0x32.0	+2.0/-2.0	PLATED	2



DETAIL A
LAYER STACKUP
SCALE: NONE

DETAIL B
IMPEDANCE REQUIREMENTS
IMPEDANCE TOLERANCE IS 10%

[illegible]

PART NO. 170-29030		NXP SEMICONDUCTORS 6501 WILLIAM CANNON DRIVE WEST AUSTIN, TEXAS 78735 USA			
PUB1 (PUBLIC INFORMATION) N1U0 (NXP INTERNAL USE ONLY) NCP (NXP CONFIDENTIAL PROPRIETARY)		THIS DOCUMENT CONTAINS INFORMATION PROPRIETARY TO NXP AND SHALL NOT BE USED FOR ENGINEERING DESIGN PROCUREMENT OR MANUFACTURE IN WHOLE OR IN PART WITHOUT THE CONSENT OF NXP.			
UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ARE: DECIMALS ANGLES .XX .01 .0-30" .XXX .005 .0-30" ✓ RMS ALL MACHINED SURFACES BREAK ALL SHARP EDGES AND CORNERS. REMOVE BURR. UNDERLINED DIM. NOT TO SCALE. THIRD ANGLE ORTHOGRAPHIC PROJECTION IS USED.		APPROVALS DATE DRAWN A. CARRILLO 06-23-16 CHECKED A. ALVAREZ 06-23-16 DESIGN ENGINEER J. SANCHEZ 06-23-16		TITLE: PRINTED WIRING BOARD DEVKIT-MPC5748G	
		SIZE	CAD FILE NAME	DWG. NO.	REV
		D	LAY-29030	FAB-29030	B
		SCALE	1 / 1	DO NOT SCALE DRAWING	SHEET 1 OF 1