Velicharla Gokul Kumar









As an experienced Front-End Chip Design Engineer, I specialize in digital circuit design and development for FPGA and ASIC projects. I have designed and implemented efficient RTL solutions, focusing on building robust, scalable hardware architectures that meet project goals.

SKILLS

- o HDL Proficient in Verilog and SystemVerilog.
- Tools & Simulation Experienced with Vivado, Vitis, Vitis HLS, Quartus, QuestaSim, and MATLAB.
- o RTL Design Familiar with design trade-offs related to throughput, latency, and power optimization; skilled in code linting and quality checks.
- Timing & CDC Solid understanding of Static Timing Analysis (STA), constraint development, Clock Domain Crossing (CDC) techniques, and synchronization strategies.
- **SoC Architecture** Familiar with ARM-based SoC designs, including CPU/memory subsystems, interconnects, boot processes, and board bring-up.
- o **Protocols & Interfaces** Hands on experience with AXI4, APB and AHB protocols.
- **SerDes** Design Experience with Ethernet IP and Ethernet protocol domain.
- o Scripting & Automation Proficient in Python and Shell scripting; experienced with automation tools like Jenkins and Docker.
- O Debugging & Problem Solving Strong debugging skills and a collaborative team player.

EXPERIENCE

• 5G Testbed R&D Lab, Indian Institute of Technology Hyderabad RTL and SoC System Design Engineer

TS, India Dec 2023 - present

- o Integrated hardware modules into the Ethernet debug framework, contributing to the microarchitecture for testing 25G SFP Fronthaul link between RU and DU in ORAN Massive MIMO system.
- o Designed a packet client to separate control-plane (C-plane) and user-plane (U-plane) data from serial input received via the Ethernet IP, and route it to the ULPI IP.
- o Developed and optimized fundamental hardware modules for the 5G NR UE PHY Baseband subsystem, with a focus on the Synchronization Signal Block (SSB) channel.
- 5G Testbed R&D Lab, Indian Institute of Technology Hyderabad Research Project Trainee

TS, India

Dec 2022 - Nov 2023

- o Assisted in developing fundamental DSP modules with fixed-point implementation in HDL, focusing on synthesis and optimization and code linting.
- o Reviewed and adhered to user guides for soft-core IPs, ensuring proper configuration.
- Integrated interface IPs such as DDR4 controllers and DMA to support required system functionality.
- o Developed Make, Tcl, and Python scripts to automate EDA tool flows and performed unit testing with Cocotb for developer sanity checks.

TS, India

• Indian Institute of Technology Hyderabad Future Wireless Communications Intern

Aug 2022 - Nov 2022

- o Designed and implemented basic DSP modules using high-level synthesis (HLS).
- o Applied matrix analysis and optimization techniques (cvxpy, gradient ascent, and descent)
- o Developed digital logics with platformIO, Arduino, and IDF frameworks in Verilog, Assembly, and Avr-gcc.

EDUCATION

Vignan's Foundation for Science Technology and Research
 B. Tech in Electronics and Communication Engineering;
 CGPA: 9.52/10.0

 Sri Chaitanya jr. College
 MPC; CGPA: 9.88/10.0

 Sri Chaitanya Techno School
 SSC; GPA: 9.8/10.0

 AP, India
 AP, India
 2017 - 2019

ACADEMIC PROJECTS & PERSONAL PROJECTS

• Memory Tester System Design:

Duration: 2-months

• Elderly Fall Detection and Location Tracing System:

Duration: 4-months

• IoT Based Smart Water Governing System:

Duration: 4-months

VOLUNTEER EXPERIENCE

- IEEE Student Branch Secretary. -6 Months
- Class Representative -6 Months
- Student Coordinator -3 Days
 - -CIRH International Conference.

CERTIFICATIONS

- Problem Solving Through Programming in C, NPTEL
- Programming, Data Structures and Algorithms Using Python, NPTEL
- Programming For Everybody (Getting Started with Python), Coursera
- Programming In Java, NPTEL
- Business English Certificate Vantage Overall score:159 CEFR Level: B1
- DevOps and Building Automation using Python, Coursera

AWARDS & HONORS

• Merit Certificate: Certificate of academic excellence (2020,2021)

Extra-Curricular Activities

• Sports: Badminton, Volleyball