EDUCATION

• Vignan's Foundation for Science Technology and Research

AP, India

B. Tech in Electronics and Communication Engineering;

2019 - 2023

CGPA: 9.52/10.0 • Sri Chaitanya jr. College

AP, India

MPC; CGPA: 9.88/10.0

2017 - 2019

Sri Chaitanya Techno School

AP, India 2017

SSC; GPA: 9.8/10.0

SKILLS

o HDL - Proficient in Verilog, System Verilog.

o Tools - Skilled in Vivado, Vitis HLS, Vitis, Quartus, QuestaSim and MATLAB.

o RTL Design: Familiar with design trade-offs related to throughput, latency, and power optimization; skilled in linting for code quality

o Timing Analysis & CDC - Familiar with Static Timing Analysis (STA), constraint development, clock domain crossing (CDC) techniques, and clock synchronization strategies.

o SoC Architecture - Familiar with ARM-based SoC architectures, including boot processes and board bring up.

o Interconnect Protocols - Proficient in AXI-Stream; familiar with AXI4, AXI4-Lite, and APB protocols.

o Debugging & Problem Solving - *Good debugging skills and a collaborative team player.*

EXPERIENCE

5G Testbed R&D Lab, Indian Institute of Technology Hyderabad RTL and SoC System Design Engineer

TS, India

Dec 2023 - present

- o Developed fundamental hardware modules for the 5G NR PHY Baseband subsystem, with a focus on the Synchronization Signal Block (SSB) channel.
- o Implemented moderate-level C code for L1 control on the PS, ensuring seamless handoff and alignment with hardware requirements.
- Worked with AXI bridges and interconnects between PS and PL, specifically targeting Intel FPGA.
- o Designed an automated testing framework to validate 1,000 unique test dumps for the SSB.
- 5G Testbed R&D Lab, Indian Institute of Technology Hyderabad Research Project Intern

TS. India

Dec 2022 - Nov 2023

- o Assisted in developing fundamental DSP modules with fixed-point implementation in HDL, focusing on synthesis and optimization.
- o Reviewed and adhered to user guides for soft-core IPs, ensuring proper configuration.
- o Contributed to the development of Make, Tcl, and Python scripts to automate and streamline EDA tool compilation processes.
- Integrated Jenkins with Docker container agents to enable scalable and automated CI/CD pipelines for build and testing processes.
- Indian Institute of Technology Hyderabad Future Wireless Communications Intern

TS, India

Aug 2022 - Nov 2022

- Designed and implemented basic DSP modules using Vivado, Vitis HLS, and MATLAB for high-level synthesis.
- o Applied matrix analysis and optimization techniques (cvxpy, gradient ascent, and descent) in Python.
- o Developed digital logics with platformIO, Arduino, and IDF frameworks in Verilog, Assembly, and Avr-gcc.

ACADEMIC PROJECTS

 \bullet Elderly Fall Detection and Location Tracing System:

Duration: 4-months

• IoT Based Smart Water Governing System:

Duration: 4-months

VOLUNTEER EXPERIENCE

- IEEE Student Branch Secretary. -6 Months
- Class Representative -6 Months
- Student Coordinator -3 Days
 - -CIRH International Conference.

CERTIFICATIONS

- Problem Solving Through Programming in C, NPTEL
- Programming, Data Structures and Algorithms Using Python, NPTEL
- Programming For Everybody (Getting Started with Python), Coursera
- Programming In Java, NPTEL
- Business English Certificate Vantage Overall score:159 CEFR Level: B1
- DevOps and Building Automation using Python, Coursera

AWARDS & HONORS

• Merit Certificate: Certificate of academic excellence (2020,2021)

EXTRA-CURRICULAR ACTIVITIES

• Sports: Badminton, Volleyball