# Velicharla Gokul Kumar









As an experienced Front-End Chip Design Engineer, I specialize in digital circuit design and development for FPGA and ASIC projects. I have designed and implemented efficient RTL solutions, focusing on building robust, scalable hardware architectures that meet project goals.

#### SKILLS

- o HDL Proficient in Verilog, System Verilog.
- o **Tools** Skilled in Vivado, Vitis HLS, Vitis, Quartus, QuestaSim and MATLAB.
- o RTL Design: Familiar with design trade-offs related to throughput, latency, and power optimization; skilled in linting for code quality
- **Timing Analysis & CDC** Knowledge of Static Timing Analysis (STA), constraint development, Clock Domain Crossing (CDC) techniques, and clock synchronization strategies
- o **SoC Architecture** Strong understanding of ARM-based SoC architectures, including CPU/memory subsystems, interconnects, boot processes, and board bring-up
- o **Interconnect Protocols** Proficient in AXI-Stream; familiar with AXI4, AXI4-Lite, and APB protocols.
- o **SerDes** Design Experience with Ethernet IP and Ethernet protocol domain.
- o **Interface IPs** Design Experience with DDR4 controllers, DMA and related interface IP blocks.
- o **Scripting** *Skilled in python, Shell Scripting.*
- Debugging & Problem Solving Strong debugging skills and a collaborative team player.

#### EXPERIENCE

5G Testbed R&D Lab, Indian Institute of Technology Hyderabad RTL and SoC System Design Engineer

TS, India Dec 2023 - present

- o Integrated hardware modules into the Ethernet debug framework, contributing to the microarchitecture for testing 25G SFP link between RU and DU in ORAN Massive MIMO system.
- o Developed fundamental hardware modules for the 5G NR UE PHY Baseband subsystem, with a focus on the Synchronization Signal Block (SSB) channel.
- o Designed an automated testing framework to validate 1,000 unique test dumps for the SSB.
- o Implemented moderate-level C code for L1 control on the PS, ensuring seamless handoff and alignment with hardware requirements by working closely with cross-functional teams.
- 5G Testbed R&D Lab, Indian Institute of Technology Hyderabad Research Project Intern

TS, India Dec 2022 - Nov 2023

o Assisted in developing fundamental DSP modules with fixed-point implementation in HDL, focusing on synthesis and optimization.

- o Reviewed and adhered to user guides for soft-core IPs, ensuring proper configuration.
- o Developed Make, Tcl, and Python scripts to automate EDA tool flows and performed unit testing with Cocotb for developer sanity checks.
- o Integrated Jenkins with Docker container agents to enable scalable and automated CI/CD pipelines for build and testing processes.
- Indian Institute of Technology Hyderabad Future Wireless Communications Intern

TS, India

Aug 2022 - Nov 2022

- o Designed and implemented basic DSP modules using high-level synthesis (HLS).
- o Applied matrix analysis and optimization techniques (cvxpy, gradient ascent, and descent) in Python.
- o Developed digital logics with platformIO, Arduino, and IDF frameworks in Verilog, Assembly, and Avr-gcc.

#### **EDUCATION**

Vignan's Foundation for Science Technology and Research
 B. Tech in Electronics and Communication Engineering;
 CGPA: 9.52/10.0
Sri Chaitanya jr. College
 MPC; CGPA: 9.88/10.0
Sri Chaitanya Techno School
 SSC; GPA: 9.8/10.0
AP, India
 SSC; GPA: 9.8/10.0

### ACADEMIC PROJECTS

- Elderly Fall Detection and Location Tracing System: Duration: 4-months
- IoT Based Smart Water Governing System: Duration: 4-months

## VOLUNTEER EXPERIENCE

- IEEE Student Branch Secretary. -6 Months
- Class Representative -6 Months
- Student Coordinator -3 Days -CIRH International Conference.

## CERTIFICATIONS

- Problem Solving Through Programming in C, NPTEL
- Programming, Data Structures and Algorithms Using Python, NPTEL
- Programming For Everybody (Getting Started with Python), Coursera
- Programming In Java, NPTEL
- Business English Certificate Vantage Overall score:159 CEFR Level: B1
- DevOps and Building Automation using Python, Coursera

# AWARDS & HONORS

• Merit Certificate: Certificate of academic excellence (2020,2021)

# EXTRA-CURRICULAR ACTIVITIES

• Sports: Badminton, Volleyball