Wisig Trainee
Indian Institute of Technology Hyderabad
Email: velicharla@outlook.com



Date:24-03-2023

Hls ASSIGNMENT-4

Design a basic integer ALU unit in HLS that takes 3 inputs: Two 8bit operands and one appropriately sized operator. The permitted operations are ADD, SUB, MUL, DIV, AND, OR and XOR. Use AXI-S ports for all I/O ports. The design should be pipelined.

- 1. Run C simulation first and verify your design with multiple inputs from a file (you need to create this file as well) containing sets of above 3 inputs and 1 reference output to compare your design output in the testbench. The test bench should be a self-checking testbench. It should run the simulation, pass on inputs, compare the outputs with the reference outputs and write the outputs to another file, along with the Pass or Fail status of that particular test as obtained from the comparison. The testbench should also tell (after the simulation output in the console) at the end of the simulation if all the read input sets passed the test or not.
- **2.** Run synthesis and record the resource consumption and timing report.
- **3.** Run C/RTL co-simulation and perform the same steps as mentioned in 1 above.

The purpose of this assignment is to familiarise you with simple FSM implementation and self-checking testbench in HLS. Report all the source code files, input and output files, and the reports from 1, 2 and 3 above

Design:

ALU function:

```
h alu.h
        alu_tb2.cpp
                       input.dat
                                   Synthesis Summary(solution1) Co-simulation Report(solution1)
                                                                                             1 #include "alu.h"
  2⊖ void integer_alu(
        hls::stream<dina> &in1,
  4
        hls::stream<dinb> &in2,
        hls::stream<dinop> &op,
  6
        hls::stream<dout> &out
  7
    ) {
        #pragma HLS INTERFACE axis port=in1
        #pragma HLS INTERFACE axis port=in2
 10
        #pragma HLS INTERFACE axis port=op
        #pragma HLS INTERFACE axis port=out
 11
       // #pragma HLS INTERFACE s_axilite port=out bundle=CTRL_BUS
 12
 13
        #pragma HLS PIPELINE II=1
 14
 15
        dina a, b;
 16
        dinop operation;
 17
        dout result;
 18
 19
                 a = in1.read();
                 b = in2.read();
 20
                 operation=op.read();
 21
                 switch (operation) {
 22
 23
                     case 0: // ADD
 24
                        result = a + b;
                     break;
case 1: // SUB
 25
 26
 27
                         result= a - b;
 28
                        break;
                     case 2: // MUL
 29
 30
                         result= a * b;
 31
                        break;
                     case 3: // DIV
 32
                        result = a / b;
 33
                     break;
case 4: // AND
 34
 35
 36
                         result = a & b;
                    break;
case 5: // OR
 37
 38
 39
                        result = a | b;
                    break;
case 6: // XOR
 40
 41
 42
                        result = a ^ b;
 43
 44
                         //result="INVALID";
 45
                        break;
 46
 47
                out.write(result);
 48
        }
 49
```

Header file:

```
input.dat
                                  Synthesis Summary(solution1)
 1 #include <hls_stream.h>
 2 #include <ap_axi_sdata.h>
 3 #include "ap_int.h"
 4 typedef ap_int<8> dina;
 5 typedef ap_int<8> dinb;
 6 typedef ap_uint<3> dinop;
 7 typedef ap_int<16> dout;
 8 //typedef ap_axis<8, 1, 1, 1> AXI_VALUE;
 9
10 void integer_alu(
11
       hls::stream<dina> &in1,
       hls::stream<dinb> &in2,
12
13
       hls::stream<dinop> &op,
       hls::stream<dout> &out
14
15
   );
16
```

Test Bench:

```
h alu.h
       input.dat Synthesis Summary(solution1)
                                             Co-simulation Report(solution1)
                                                                       integer_alu_csim.log
                                                                                           1 #include "alu.h"
 2⊖int main()
 3 {
 4
       hls::stream<dina> a;
 5
       hls::stream<dinb> b;
 6
       hls::stream<dinop> op;
       hls::stream<dout> output;
 8
       int i=0,j=0,flag=0;
       FILE *fp;
 10
       dina test_inputs[10][2];
 11
 12
       dinop test_opcode[10];
       dout golden_data[10];
 13
       dout out;
// open the input file to read the data
 14
 15
       fp=fopen("input.dat","r");
 16
        if (fp == NULL) {
  printf("Error opening file\n");
 17
 18
 19
          return 1;
 20
 21
       22
         i++;
 23
         }
 24
       fclose(fp);
 25
       fp=fopen("output.dat","w");
 26
 27
       for (j = 0; j < 10; j++)
 28
 29
          a.write(test_inputs[j][0]);
 30
          b.write(test_inputs[j][1]);
 31
          op.write(test_opcode[j]);
          integer_alu(a,b,op,output);
 33
          output >> out;
 34
 35
       if(out==golden_data[j]){
        fprintf(fp, "%d %s\n", out, "Test passed");
 36
37
38
39
       else {
        fprintf(fp,"%d %s\n",out,"Test Failed");
40
41
        flag=1;
42
43
        fclose(fp);
44
45
46
        if(flag==0){
47
         std::cout<<"all the read input sets passed"<<std::endl;</pre>
48
49
         else{
50
          std::cout<<"few read input sets were not passed"<<std::endl;
51
52 }
53
```

Input File:


C simulation printed output:

If all the outputs of ALU matched with reference output:

```
Synthesis Summary(solution1)
                                     Co-simulation Report(solution1)
                                                          integer_alu_csim.log 

□ al
        h alu.h
2 INFO: [SIM 4] CSIM will launch GCC as the compiler.
   Compiling ../../../../OneDrive/Desktop/vitis/alu_tb2.cpp in debug mode
   Compiling ../../../../OneDrive/Desktop/vitis/alu.cpp in debug mode
   Generating csim.exe
6 all the read input sets passed
7 INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 1
8 INFO: [SIM 1] CSim done with 0 errors.
```

Output file with status:




If any of the outputs of ALU does not match with reference output:

```
Synthesis Summary(solution1)
                                     Co-simulation Report(solution1)
                                                            @ alu.cpp
                                                                     alu_tb2.c
2 INFO: [SIM 4] CSIM will launch GCC as the compiler.
    Compiling ../../../../oneDrive/Desktop/vitis/alu_tb2.cpp in debug mode
    Compiling ../../../../../oneDrive/Desktop/vitis/alu.cpp in debug mode
    Generating csim.exe
6 few read input sets were not passed
7 INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 1
8 INFO: [SIM 1] CSim done with 0 errors.
10
```

If reference output

Output file with status:




Synthesis Report:



Cosimulation printed output:


If all the outputs of ALU matched with reference output:

Output file with status:




If any of the outputs of ALU does not match with reference output:

Output file with status:



Cosimulation Report:



Github:

https://github.com/velicharlagokulkumar/vitis-hls/tree/main/project_18