



Date:10-04-2023

Hls ASSIGNMENT-7

Implement a module in HLS that models a basic FIR filter as specified on this web page: <https://sestevenson.wordpress.com/implementation-of-fir-filtering-in-c-part-1/>. The web page also has C code which you should use as reference for your HLS design. Your task is to model the design in the most efficient manner possible for the hardware (e.g., small clock period, lower initiation interval, less resource consumption, etc.). After designing, you should compare your output against the reference output generated by the C code for the same set of input vectors, using a self-checking testbench that allows for a 5% difference in output values generated by the C code and the HLS code. Use at least two different input vectors. Also, the HLS design should use appropriate fixed-point format instead of floating-point format wherever applicable. The C code from the website can be integrated as part of your HLS testbench if you name both the design modules differently, for e.g., firFloat for C module and firFixed for HLS module. This will enable you to pass the input vectors to both the modules and compare the outputs, in a single testbench.

Note that a good C code will probably never be good for the hardware HLS design. So don't copy the C design and expect it to work optimally and even correctly on the hardware.

The purpose of this assignment is to make you use your learning till now to design a basic module. Report all the source code files, self-checking testbench files, input and output files, and "ALL" the HLS reports.

Design:

Main function: (C-CODE)

```
fir_float.cpp fir_tb.cpp fir_signal.dat fir_coeffs.dat fir_fixed.cpp _csim.log fir.h
1 #include "fir.h"
2 //////////////////////////////////////////////////
3 // Filter Code Definitions
4 //////////////////////////////////////////////////
5 // maximum number of inputs that can be handled
6 // in one function call
7 #define MAX_INPUT_LEN 10
8 // maximum length of filter than can be handled
9 #define MAX_FLT_LEN 10
10 // buffer to hold all of the input samples
11 #define BUFFER_LEN (MAX_FLT_LEN - 1 + MAX_INPUT_LEN)
12 // array to hold input samples
13 double insamp[ BUFFER_LEN ];
14 // FIR init
15 void firFloatInit( void )
16 {
17     memset( insamp, 0, sizeof( insamp ) );
18 }
19
20 void intToFloat( int *input, double *output, int length )
21 {
22     int i;
23     for ( i = 0; i < length; i++ ) {
24         output[i] = (double)input[i];
25     }
26 }
27
28 // the FIR filter function
29 void firFloat( double *coeffs, double *input, double *output,
30 int length, int filterLength )
31 {
32     double acc; // accumulator for MACs
33     double *coeffp; // pointer to coefficients
34     double *inputp; // pointer to input samples
35     int n;
36     int k;
37     // put the new samples at the high end of the buffer
38     memcpy( &insamp[filterLength - 1], input,
39 length * sizeof(double) );
40 // apply the filter to each input sample
41 for ( n = 0; n < length; n++ ) {
42 // calculate output n
43 coeffp = coeffs;
44 inputp = &insamp[filterLength - 1 + n];
45 acc = 0;
46 for ( k = 0; k < filterLength; k++ ) {
47 acc += (*coeffp++) * (*inputp--);
48 }
49 output[n] = acc;
50 }
51 // shift input samples back in time for next time
52 memmove( &insamp[0], &insamp[length],
53 (filterLength - 1) * sizeof(double) );
54 }
55 void floatToInt( double *input, int *output, int length )
56 {
57     int i;
58     for ( i = 0; i < length; i++ ) {
59 // add rounding constant
60 input[i] += 0.5;
61 // bound the values to 16 bits
62 if ( input[i] > 32767.0 ) {
63 input[i] = 32767.0;
64 } else if ( input[i] < -32768.0 ) {
65 input[i] = -32768.0;
66 }
67 // convert
68 output[i] = (int)input[i];
69 }
70 }
```

Header File:

```
fir_float.cpp  fir.h  fir_fixed.cpp  fir_tb.cpp  fir_signal.dat  fir_coeffs.dat  _csim.log  Synthesi
1  #ifndef FIR_H_
2  #define FIR_H_
3  #define N 4
4  #include "ap_fixed.h"
5  #include <stdio.h>
6  #include <stdint.h>
7  #include <string.h>
8  #include <stdlib.h>
9  #include <math.h>
10 #include <iostream>
11 #include <fstream>
12
13 using namespace std;
14
15
16 typedef ap_fixed<24,12> coef_t;
17 typedef ap_fixed<24,12> data_t;
18 typedef ap_fixed<48,24> acc_t;
19
20 void fir (acc_t *y, coef_t c[N+1], data_t x);
21 void firFloatInit( void );
22 void intToFloat( int *input, double *output, int length );
23 void firFloat( double *coeffs, double *input, double *output, int length, int filterLength );
24 void floatToInt( double *input, int *output, int length );
25
26 #endif
27
```

Main function: (HLS-CODE)

```
fir_float.cpp  fir.h  fir_fixed.cpp  fir_tb.cpp  fir_signal.dat  fir_
1  #include "fir.h"
2
3 void fir (acc_t *y, coef_t c[N], data_t x) {
4
5     static data_t shift_reg[N];
6     acc_t acc;
7     data_t data;
8     int i;
9
10    acc=0;
11    Shift_Accum_Loop: for (i=N-1;i>=0;i--) {
12        if (i==0) {
13            shift_reg[0]=x;
14            data = x;
15        } else {
16            shift_reg[i]=shift_reg[i-1];
17            data = shift_reg[i];
18        }
19        acc+=data*c[i];
20    }
21    *y=acc;
22 }
23
```

Self-checking Test Bench:

```
fir_float.cpp  fir.h  fir_fixed.cpp  fir_tb.cpp  fir_signal.dat  fir_coeffs.dat
1 #include "fir.h"
2 #define SAMPLES 5
3 #define FILTER_LEN 4
4
5 int main()
6 {
7     int flag=0;
8     int size;
9     int sum1=0;
10    acc_t sum2=0;
11
12    int input[SAMPLES]; //={1,2,3,4,5};
13    data_t input1[SAMPLES]; //={1,2,3,4,5};
14
15    double coeffs[ FILTER_LEN ]; // = {2,3,4,1};
16    coef_t taps[ FILTER_LEN ]; //={2,3,4,1};
17
18    int output[SAMPLES];
19    acc_t output1[SAMPLES];
20
21    double floatInput[SAMPLES];
22    double floatOutput[SAMPLES];
23
24    ifstream inputFile("fir_signal.dat");
25
26    for (int j = 0; j < SAMPLES; j++) {
27        inputFile >> input[j];
28    }
29    inputFile.close();
30
31    ifstream inputFile1("fir_signal.dat");
32
33    for (int j = 0; j < SAMPLES; j++) {
34        inputFile1 >> input1[j];
35    }
36    inputFile1.close();
37
38    ifstream inputFile2("fir_coeffs.dat");
39
40    for (int j = 0; j < FILTER_LEN; j++) {
41        inputFile2 >> coeffs[j];
42    }
43
44    inputFile2.close();
45
46    ifstream inputFile3("fir_coeffs.dat");
47
48    for (int j = 0; j < FILTER_LEN; j++) {
49        inputFile3 >> taps[j];
50    }
51    inputFile3.close();
52
53    // initialize the filter
54    firFloatInit();
55    // process all of the samples
56    // convert to doubles
57    intToFloat( input, floatInput, SAMPLES);
58    // perform the filtering with C Code
59    firFloat( coeffs, floatInput, floatOutput, SAMPLES , FILTER_LEN );
60    // convert to ints
61    floatToInt( floatOutput, output, SAMPLES);
62
63    for (int j=0;j<SAMPLES;j++){
64    // perform the filtering with HLS code
65        fir(&output1[j],taps,input1[j]);
66        //std::cout<<output[j]<<" "<<output1[j]<<std::endl;
67
68        sum1+=output[j];
69        sum2+=output1[j];
70    }
71    double threshold = 0.05;
72    double diff = abs(sum1- double(sum2));
73    double larger = (sum1>double(sum2)) ? sum1 :double(sum2);
74    if (diff > larger * threshold)
75        cout << "more than threshold (>5%) " << endl;
76    else
```

For testing
5% difference


```

77         cout << "within threshold " << endl;
78
79     ofstream outputfile("fir_out.dat");
80     outputfile<<"HLS-CODE"<<"      "<<"C-CODE"<<endl;
81     for (int j = 0; j < SAMPLES; j++) {
82         outputfile << output1[j]<<" ~= " << output[j]<< endl;
83     }
84     outputfile.close();
85
86     return 0;
87 }

```


Input Files: (Test1)

Signal sample file:




The screenshot shows a code editor with several tabs: 'fir_float.cpp', 'fir.h', 'fir_fixed.cpp', 'fir_tb.cpp', and 'fir_signal.dat'. The 'fir_signal.dat' tab is active, displaying the content '1 1 2 3 4 5'.

Filter coefficients file:



The screenshot shows a code editor with several tabs: 'fir_float.cpp', 'fir.h', 'fir_fixed.cpp', 'fir_coeffs.dat', and 'fir_tb.cpp'. The 'fir_coeffs.dat' tab is active, displaying the content '1 0.2 0.3 0.4 0.1'.


Output File:



The screenshot shows a code editor with several tabs: 'fir_float.cpp', 'fir.h', 'fir_fixed.cpp', and 'fir_out.dat'. The 'fir_out.dat' tab is active, displaying the following content:

	HLS-CODE	C-CODE
1	0.199951	~= 0
2	0.699707	~= 1
3	1.59937	~= 2
4	2.59888	~= 3
5	3.59839	~= 4
6		
7		

C simulation printed output:



```
fir_float.cpp  fir.h  fir_fixed.cpp  fir_out.dat  _csim.log  fir_coeffs.dat  fir_tb.cpp  fir_signa
1 INFO: [SIM 2] ***** CSIM start *****
2 INFO: [SIM 4] CSIM will launch GCC as the compiler.
3   Compiling ../../../../../../OneDrive/Desktop/vitis-hls/fir_tb.cpp in debug mode
4   Generating csim.exe
5 more than threshold (>5%)
6 INFO: [SIM 1] CSim done with 0 errors.
7 INFO: [SIM 3] ***** CSIM finish *****
8
```

Theoretical:

we have a 5-sample input signal: {1, 2, 3, 4, 5}

filter coefficients: {0.2, 0.3, 0.4, 0.1}. This filter has a length of 4 taps.


Output [0] = $(0.2 * 1) + (0.3 * 0) + (0.4 * 0) + (0.1 * 0) = 0.2$
Output [1] = $(0.2 * 2) + (0.3 * 1) + (0.4 * 0) + (0.1 * 0) = 0.7$
Output [2] = $(0.2 * 3) + (0.3 * 2) + (0.4 * 1) + (0.1 * 0) = 1.6$
Output [3] = $(0.2 * 4) + (0.3 * 3) + (0.4 * 2) + (0.1 * 1) = 2.6$
Output [4] = $(0.2 * 5) + (0.3 * 4) + (0.4 * 3) + (0.1 * 2) = 3.6$

Compare with above
hls-code result in
output file

Thus, the output of the FIR filter for the given input signal and filter coefficients is: {0.2, 0.7, 1.6, 2.6, 3.6}.


Input Files: (Test2)

Signal sample file:




```
fir_float.cpp  fir.h  fir_fixed.cpp  fir_tb.cpp  fir_signal.dat
1 1 2 3 4 5
```

Filter coefficients file:




```
fir_float.cpp  fir.h  fir_fixed.cpp  fir_coeffs.dat
1 2 3 4 1
```


Output File:




HLS-CODE		C-CODE
2	~=	2
3	~=	7
4	~=	16
5	~=	26
6	~=	36
7		

C simulation printed output:



```
1 INFO: [SIM 2] ***** CSIM start *****
2 INFO: [SIM 4] CSIM will launch GCC as the compiler.
3   Compiling ../../../../../../OneDrive/Desktop/vitis-hls/fir_tb.cpp in debug mode
4   Generating csim.exe
5 within threshold
6 INFO: [SIM 1] CSim done with 0 errors.
7 INFO: [SIM 3] ***** CSIM finish *****
8
```

Synthesis Report:



Synthesis Summary Report of 'fir'

General Information

Date: Mon Apr 10 16:10:02 2023	Solution: solution1 (Vivado IP Flow Target)
Version: 2022.2 (Build 3670227 on Oct 13 2022)	Product family: zynq
Project: project_28	Target device: xc7z020-clg484-1

Timing Estimate

Target	Estimated	Uncertainty
10.00 ns	6.540 ns	2.70 ns

Performance & Resource Estimates

Modules & Loops	Issue Type	Violation Type	Distance	Slack	Latency(cycles)	Latency(ns)	Iteration Latency	Interval	Trip Count	Pipelined	BRAM	DSP	FF	LUT	URAM
fir				-	8	80.000	-	9	-	no	0	1	318	288	0
Shift_Accum_Loop				-	6	60.000	4	1	4	yes	-	-	-	-	-

Performance Pragma

Modules & Loops	Target TI(cycles)	TI(cycles)	TI met
fir	-	-	-
Shift_Accum_Loop	-	-	-

▼ HW Interfaces
▼ AP_MEMORY
Interface Bitwidth
c_address0 2
c_q0 24
▼ Other Ports
Interface Mode Bitwidth
x ap_none 24
y ap_vld 48
▼ TOP LEVEL CONTROL
Interface Type Ports
ap_clk clock ap_clk
ap_rst reset ap_rst
ap_ctrl ap_ctrl_hs ap_done ap_idle ap_ready ap_start
▼ SW I/O Information
▼ Top Function Arguments
Argument Direction Datatype
y out ap_fixed<48 24 AP_TRN AP_WRAP 0>*
c in ap_fixed<24 12 AP_TRN AP_WRAP 0>*
x in ap_fixed<24 12 AP_TRN AP_WRAP 0>
▼ SW-to-HW Mapping
Argument HW Interface HW Type HW Usage
y y port
y y_ap_vld port
c c_address0 port offset
c c_ce0 port
c c_q0 port
x x port
▼ Bind Op Report
No filter settings
Name DSP Pragma Variable Op Impl Latency
▼ • fir 1
> Shift_Accum_Loop
No user config_op information
▼ Bind Storage Report
No bind storage, config_storage information

Cosimulation printed output:

```

[Console] [Errors] [Warnings] [Guidance] [Properties] [Man Pages] [Git Repositories]
Vitis HLS Console

Compiling module xil_defaultlib.fir
Compiling module xil_defaultlib.AESL_automem_c
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_fir_top
Compiling module work.glbl
Built simulation snapshot fir

***** xsim v2022.2 (64-bit)
**** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
**** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/fir/xsim_script.tcl
# xsim {fir} -autoloadwcfg -tclbatch {fir.tcl}
Time resolution is 1 ps
source fir.tcl
## run all
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
//
// RTL Simulation : 0 / 5 [0.00%] @ "125000"
// RTL Simulation : 1 / 5 [100.00%] @ "205000"
// RTL Simulation : 2 / 5 [100.00%] @ "285000"
// RTL Simulation : 3 / 5 [100.00%] @ "365000"
// RTL Simulation : 4 / 5 [100.00%] @ "445000"
// RTL Simulation : 5 / 5 [100.00%] @ "525000"
//
$finish called at time : 585 ns : File "C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_28/solution1/sim/verilog/fir.autotb.v" Line 332
## quit
INFO: [Common 17-206] Exiting xsim at Mon Apr 10 16:47:08 2023...
INFO: [COSIM 212-316] Starting C post checking ...
within threshold
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 37.752 seconds; current allocated memory: 10.457 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 50.232 seconds; peak allocated memory: 106.637 MB.
Finished C/RTL cosimulation.

```


Cosimulation Report:

The screenshot shows the Vivado Co-simulation Report for 'fir'. The report is organized into three main sections: General Information, Cosim Options, and Performance Estimates.

General Information

Date:	Mon Apr 10 16:47:09 IST 2023	Solution:	solution1 (Vivado IP Flow Target)
Version:	2022.2 (Build 3670227 on Oct 13 2022)	Product family:	zynq
Project:	project_28	Target device:	xc7z020-clg484-1
Status:	Pass		

Cosim Options

Tool:	Vivado XSIM	RTL:	Verilog
-------	-------------	------	---------

Performance Estimates

Modules & Loops	Avg II	Max II	Min II	Avg Latency	Max Latency	Min Latency
▼ fir	8	8	8	6	6	6
Shift_Accum_Loop	8	8	8	7	7	7

Github:

https://github.com/velicharlagokulkumar/vitis-hls/tree/main/project_28