Wisig Trainee

Indian Institute of Technology Hyderabad

Email: velicharla@outlook.com




Date:15-03-2023

Hls ASSIGNMENT-1

Design an 8bit * 8bit multiplier using HLS. There will be two 8bit inputs (use char data type) and one 16bit output (use short data type). Use ap_none interface for the port interfaces. Write an HLS testbench to verify the output of the design. Pass 10 pair of input values to design and collect the output, and display inputs and outputs as part of the testbench. Verify if your design is working using C simulation first. Run HLS synthesis. Now, verify the design again using C/RTL co-simulation. Report your design and tb code, C simulation printed outputs, HLS resource consumption, HLS timing report, and C/RTL cosimulation printed outputs and report, in one document

Design:

Multiplier function:



Header file:

```
    ★main.cpp

                            1 void multiplier(char a, char b, short &c);
> 🔊 Includes

✓ 

Source

    main.cpp
    mulitiplier.h
 v 🕮 Test Bench
    main_tb.cpp
 > * constraints
   v 🗁 build
       apcc.log
       csim.exe
       csim.mk
       Makefile.rules
       sim.bat
```

Test Bench:

```
🥦 ▼ 🐞 ▼ 🕨 ▼ 🐍 ▼ 🗊 ▼ 🔤

    main_tb.cpp 
    □ multiplier_csim.log

@ main.cpp
                                             h mulitiplier.h
                                 1 #include <stdio.h>
2 #include "mulitiplier.h"
   > 🔊 Includes
                                   3⊖int main() {

✓ 

Source

                                   4
                                        short result;
       R main.cpp
                                     // Define test inputs
       mulitiplier.h
                                        char test_inputs[10][2] = {
  v 🕮 Test Bench
                                            {0x10, 0x01},
                                   7
       main_tb.cpp
                                   8
                                            {0x10, 0x02},
                                            {0x10, 0x03},
                                   9
   {0x10, 0x04},
                                  10
     > @ constraints
                                  11
                                            \{0x10, 0x05\},

→ Csim

                                  12
                                            {0x10, 0x06},
       build
                                            {0x10, 0x07},
                                  13
            apcc.log
                                  14
                                            {0x10, 0x08},
            csim.exe
                                  15
                                            {0x10, 0x09},
                                  16
                                            \{0x10, 0x0A\}
           csim.mk
                                  17
                                        };
            Makefile.rules
                                  18
                                        for (int i = 0; i < 10; i++)
           run_sim.tcl
                                  19
            im.bat
                                  20
                                         int a = test_inputs[i][0];
           apcc_db
                                         int b = test_inputs[i][1];
                                  21
                                  22
                                         multiplier(a, b, result);
printf("%d * %d = %d\n",a,b,result);
                                  23
                                  24

∨ C SIMULATION

                                  25
                                        return 0;
   Run C Simulation
                                  26 }
    > Reports & Viewers
                                  27
                                  28
 C SYNTHESIS
                                  29
   Run C Synthesis
```

C simulation printed output:

```
File Edit Project Solution Window Help
💖 🖰 🗖 🖟 main.cpp 🖟 mulitiplier.h 🖟 main_tb.cpp 🗎 multiplier_csim.log 🛭 🛍 Synthesis Summary(solution1)
main_tb.cpp
                           2 INFO: [SIM 4] CSIM will launch GCC as the compiler.


√ 🍅 solution1


                               Compiling ../../../../oneDrive/Desktop/vitis/main_tb.cpp in debug mode
   > * constraints
                          4 Compiling ../../../../../OneDrive/Desktop/witis/main.cpp in debug mode
                              Generating csim.exe
     v 🎘 build
                          616 * 1 = 16
716 * 2 = 32
816 * 3 = 48
         apcc.log
         csim.exe
                           916 * 4 = 64
        csim.mk
                          1016 * 5 = 80
        Makefile.rules
                          1116 * 6 = 96
        12 16 * 7 = 112
13 16 * 8 = 128
         sim.bat
        apcc_db
                          1416 * 9 = 144
                          15 16 * 10 = 160
       > 🗁 obj

→ Preport

        multiplier_csim.log
                          18
    > 🥱 sim
    > 🥟 syn
```

Synthesis Report:






Cosimulation printed output:

```
88 ## quit|
89 INFO: [Common 17-206] Exiting xsim at Wed Mar 15 13:11:17 2023...
90 16 * 1 = 16
91 16 * 2 = 32
92 16 * 3 = 48
93 16 * 4 = 64
94 16 * 5 = 80
95 16 * 6 = 96
96 16 * 7 = 112
97 16 * 8 = 128
98 16 * 9 = 144
99 16 * 10 = 160
100 INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
101 INFO: [COSIM-210] Design is translated to an combinational logic. II and Latency will be marked as all 0.
```

Cosimulation Report:



Github:

https://github.com/velicharlagokulkumar/vitis-hls/tree/main/project_4