



Hls ASSIGNMENT-3

Repeat the experiment in Assignment 2.3 but by configuring the module as pipelined.

1.

Design:

Multiplier function:

```
hls_pipe1.cpp  _csim.log  Synthesis Summary(solution1)  Co-simulation Report(solution1)
1  #include "hls_pipe1.h"
2  void multiply(hls::stream<dinA_t> &A, hls::stream<dinB_t>& B, hls::stream<doutC_t> &C)
3  {
4      #pragma HLS INTERFACE axis port=A
5      #pragma HLS INTERFACE axis port=B
6      #pragma HLS INTERFACE axis port=C
7      #pragma HLS INTERFACE ap_ctrl_none port=return
8      #pragma HLS PIPELINE II=1
9
10     dinA_t a;
11     dinB_t b;
12     doutC_t result;
13     a=A.read();
14     b=B.read();
15     result=a*b;
16     C.write(result);
17 }
```

Header file:

```
hls_pipe1.cpp  _csim.log  Synthesis Summary(solution1)  Co-simulation Report(solution1)  hls_
1  #include<stdio.h>
2  #include<hls_stream.h>
3  #include "ap_int.h"
4  typedef int dinA_t;
5  typedef int dinB_t;
6  typedef long long doutC_t;
7  void multiply(hls::stream<dinA_t>&A, hls::stream<dinB_t>&B, hls::stream<doutC_t>&C);
8
```

Test Bench:

```
hls_pipe1.cpp  _csim.log  Synthesis Summary(solution1)  Co-simulation Report(solution1)  hls_pipe1.h
1 #include "hls_pipe1.h"
2 int main()
3 {
4     hls::stream<dinA_t> a;
5     hls::stream<dinB_t> b;
6     hls::stream<doutC_t> c;
7     dinA_t test_inputs[10][2] = {
8         {0x00000011, 0x00000001},
9         {0x00000011, 0x00000002},
10        {0x00000011, 0x00000003},
11        {0x00000011, 0x00000004},
12        {0x00000011, 0x00000005},
13        {0x00000011, 0x00000006},
14        {0x00000011, 0x00000007},
15        {0x00000011, 0x00000008},
16        {0x00000011, 0x00000009},
17        {0x00000011, 0x0000000A},
18    };
19    for (int i = 0; i < 10; i++)
20    {
21        a.write(test_inputs[i][0]);
22        b.write(test_inputs[i][1]);
23        multiply(a,b,c);
24        //out >> result;
25        std::cout << test_inputs[i][0] << "*" << test_inputs[i][1] << "=" << c.read() << std::endl;
26    }
27 }
28
```

C simulation printed output:

```
hls_pipe1.cpp  _csim.log  Synthesis Summary(solution1)  Co-simulation Report(solution1)  hls_pipe1.h
1 INFO: [SIM 2] ***** CSIM start *****
2 INFO: [SIM 4] CSIM will launch GCC as the compiler.
3   Compiling ../../../../../../OneDrive/Desktop/vitis/hls_pipe1_tb.cpp in debug mode
4   Compiling ../../../../../../OneDrive/Desktop/vitis/hls_pipe1.cpp in debug mode
5   Generating csim.exe
6 17*1=17
7 17*2=34
8 17*3=51
9 17*4=68
10 17*5=85
11 17*6=102
12 17*7=119
13 17*8=136
14 17*9=153
15 17*10=170
16 INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 1
17 INFO: [SIM 1] CSim done with 0 errors.
18 INFO: [SIM 3] ***** CSIM finish *****
19
```

Synthesis Report:

Synthesis Summary Report of 'multiply'

▼ General Information

Date: Mon Mar 20 12:57:19 2023
Version: 2022.2 (Build 3670227 on Oct 13 2022)
Project: project_14

Solution: solution1 (Vivado IP Flow Target)
Product family: zynq
Target device: xc7z020-clg484-1

▼ **Timing Estimate**

Target	Estimated	Uncertainty
10.00 ns	6.912 ns	2.70 ns

▼ Performance & Resource Estimates ⓘ





 % ☒ Modules ☒ Loops    

Modules & Loops	Issue Type	Violation Type	Distance	Slack	Latency(cycles)	Latency(ns)	Iteration Latency	Interval	Trip Count	Pipelined	BRAM	DSP	FF	LUT	URAM
multiply				-	2	20.000	-	1	-	yes	0	3	168	85	0

▼ Performance Pragma

Modules & Loops	Target TI(cycles)	TI(cycles)	TI met
• multiply	-	-	-

▼ HW Interfaces

▼ **AXIS**

Interface	Register Mode	TDATA	TREADY	TVALID
A	both	32	1	1
B	both	32	1	1
C	both	64	1	1

▼ TOP LEVEL CONTROL

Interface	Type	Ports
ap_clk	clock	ap_clk
ap_rst_n	reset	ap_rst_n
ap_ctrl	ap_ctrl_none	

▼ SW I/O Information

▼ Top Function Arguments

Argument	Direction	Datatype
A	in	stream<int 0>&
B	in	stream<int 0>&
C	out	stream<long long 0>&

- SW-to-HW Mapping

Argument	HW Interface	HW Type
A	A	interface
B	B	interface
C	C	interface

▼ **Pragma Report**

- Valid Pragma Syntax

Type	Options	Location	Function
interface	axis port=A	./././OneDrive/Desktop/vitis/hls_pipe1.cpp4	multiply
interface	axis port=B	./././OneDrive/Desktop/vitis/hls_pipe1.cpp5	multiply
interface	axis port=C	./././OneDrive/Desktop/vitis/hls_pipe1.cpp6	multiply
interface	ap_ctrl_none port=return	./././OneDrive/Desktop/vitis/hls_pipe1.cpp7	multiply
pipeline	ll=1	./././OneDrive/Desktop/vitis/hls_pipe1.cpp8	multiply

▼ Bind Op Report




No filter settings

Name	DSP	Pragma	Variable	Op	Impl	Latency
multiply	3					

Cosimulation printed output:

```
// Following axis ports can not be accessed by kernel 'multiply'
//   port 'A' can not be read
//   port 'B' can not be read
//   port 'C' can not be written
//
//   Because the top pipeline FSM is blocked by following axis ports
// =====
// RTL Simulation : 1 / 10 [100.00%] @ "175000"
// RTL Simulation : 2 / 10 [100.00%] @ "185000"
// RTL Simulation : 3 / 10 [100.00%] @ "195000"
// RTL Simulation : 4 / 10 [100.00%] @ "205000"
// RTL Simulation : 5 / 10 [100.00%] @ "215000"
// RTL Simulation : 6 / 10 [100.00%] @ "225000"
// RTL Simulation : 7 / 10 [100.00%] @ "235000"
// RTL Simulation : 8 / 10 [100.00%] @ "245000"
// RTL Simulation : 9 / 10 [100.00%] @ "255000"
// RTL Simulation : 10 / 10 [100.00%] @ "265000"
// =====
$finish called at time : 325 ns : File "C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_14/solution1/sim/verilog/multiply.autotb.v" Line 224
## quit
INFO: [Common 17-206] Exiting xsim at Mon Mar 20 12:59:14 2023...
INFO: [COSIM 212-316] Starting C post checking ...
17*1=17
17*2=34
17*3=51
17*4=68
17*5=85
17*6=102
17*7=119
17*8=136
17*9=153
17*10=170
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 1
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 55.685 seconds; current allocated memory: 12.301 MB
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 68.19 seconds; peak allocated memory: 108.934 MB.
Finished C/RTL cosimulation.
```

Cosimulation Report:

Cosimulation Report for 'multiply'								
General Information								
Date:	Mon Mar 20 12:59:20 IST 2023	Solution:	solution1 (Vivado IP Flow Target)					
Version:	2022.2 (Build 3670227 on Oct 13 2022)	Product family:	zynq					
Project:	project_14	Target device:	xc7z020-clg484-1					
Status:	Pass							
Cosim Options								
Tool:	Vivado XSIM	RTL:	Verilog					
Performance Estimates								
								
Modules & Loops	Avg II	Max II	Min II	Avg Latency	Max Latency			
• multiply								

2.

Design:

Multiplier function:

```
Synthesis Summary(solution1)  hls_pipe2.cpp  hls_pipe2_tb.cpp  hls_pipe2.h  _csim.log
1  #include "hls_stream2.h"
2  void multiply(hls::stream<dinA_t> &A, hls::stream<dinB_t> &B, hls::stream<doutC_t> &C)
3  {
4      #pragma HLS INTERFACE axis port=A
5      #pragma HLS INTERFACE axis port=B
6      #pragma HLS INTERFACE axis port=C
7      #pragma HLS INTERFACE ap_ctrl_none port=return
8      #pragma HLS PIPELINE II=1
9      dinA_t a;
10     dinB_t b;
11     doutC_t result;
12     a=A.read();
13     b=B.read();
14     result=a*b;
15     C.write(result);
16 }
17
```

Header file:

```
Synthesis Summary(solution1)  hls_pipe2.cpp  hls_pipe2_tb.cpp  hls_pipe2.h  _csim.log
1  #include<stdio.h>
2  #include<ap_fixed.h>
3  #include<hls_stream.h>
4  typedef ap_fixed<28,4> dinA_t;
5  typedef ap_fixed<28,4> dinB_t;
6  typedef ap_fixed<56,8> doutC_t;
7  void multiply(hls::stream<dinA_t> &A, hls::stream<dinB_t> &B, hls::stream<doutC_t> &C);
8
```


Test Bench:

```
Synthesis Summary(solution1) hls_pipe2.cpp hls_pipe2_tb.cpp hls_pipe2.h _csim.log
1 #include "hls_stream2.h"
2 int main()
3 {
4     hls::stream<dinA_t> a;
5     hls::stream<dinB_t> b;
6     hls::stream<doutC_t> c;
7     dinA_t test_inputs[10][2] = {
8         {4.125, 3.264589},
9         {4.56215, 2.456891},
10        {3.69845632, 2.456891},
11        {3.69845632, 2.456891},
12        {1.25698456, 3.569874},
13        {1.4567896512, 5.623366},
14        {5.6684258, 6.54566321},
15        {6.2255620, 5.636115},
16        {4.6985230, 2.5698523},
17        {1.563995, 3.2656343}
18    };
19    for (int i = 0; i < 10; i++)
20    {
21        a.write(test_inputs[i][0]);
22        b.write(test_inputs[i][1]);
23        multiply(a,b,c);
24        //out >> result;
25        std::cout<< test_inputs[i][0] << "*" << test_inputs[i][1] << "=" << c.read() << std::endl;
26    }
27 }
```

C simulation printed output:

```
Synthesis Summary(solution1) hls_pipe2.cpp hls_pipe2_tb.cpp hls_pipe2.h _csim.log
1 INFO: [SIM 2] ***** CSIM start *****
2 INFO: [SIM 4] CSIM will launch GCC as the compiler.
3   Compiling ../../../../../../OneDrive/Desktop/vitis/hls_pipe2_tb.cpp in debug mode
4   Compiling ../../../../../../OneDrive/Desktop/vitis/hls_pipe2.cpp in debug mode
5   Generating csim.exe
6 4.125*3.26459=13.4664
7 4.56215*2.45689=11.2087
8 3.69846*2.45689=9.0867
9 3.69846*2.45689=9.0867
10 1.25698*3.56987=4.48728
11 1.45679*5.62337=8.19206
12 5.66843*6.54566=37.1036
13 6.22556*5.63611=35.088
14 4.69852*2.56985=12.0745
15 1.56399*3.26563=5.10744
16 INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 1
17 INFO: [SIM 1] CSim done with 0 errors.
18 INFO: [SIM 3] ***** CSIM finish *****
19
```

Synthesis Report:

<div>Synthesis Summary Report(solution1) hls_pipe2.cpp hls_pipe2_tb.cpp hls_pipe2.h _csim.Log</div>																																																
Synthesis Summary Report of 'multiply'																																																
General Information																																																
Date: Mon Mar 20 14:21:28 2023 Version: 2022.2 (Build 3670227 on Oct 13 2022) Project: project_15								Solution: solution1 (Vivado IP Flow Target) Product family: zynq Target device: xc7z020-clg484-1																																								
Timing Estimate																																																
<div><div></div><table><tr><th>Target</th><th>Estimated</th><th>Uncertainty</th></tr><tr><td>10.00 ns</td><td>7.080 ns</td><td>2.70 ns</td></tr></table></div>																Target	Estimated	Uncertainty	10.00 ns	7.080 ns	2.70 ns																											
Target	Estimated	Uncertainty																																														
10.00 ns	7.080 ns	2.70 ns																																														
Performance & Resource Estimates ⓘ																																																
<div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div>																																																
<table><tr><th>Modules & Loops</th><th>Issue Type</th><th>Violation Type</th><th>Distance</th><th>Slack</th><th>Latency(cycles)</th><th>Latency(ns)</th><th>Iteration Latency</th><th>Interval</th><th>Trip Count</th><th>Pipelined</th><th>BRAM</th><th>DSP</th><th>FF</th><th>LUT</th><th>URAM</th></tr><tr><td>• multiply</td><td></td><td></td><td></td><td>-</td><td>3</td><td>30.000</td><td></td><td>-</td><td>1</td><td>-</td><td>yes</td><td>0</td><td>3</td><td>145</td><td>147</td><td>0</td></tr></table>																Modules & Loops	Issue Type	Violation Type	Distance	Slack	Latency(cycles)	Latency(ns)	Iteration Latency	Interval	Trip Count	Pipelined	BRAM	DSP	FF	LUT	URAM	• multiply				-	3	30.000		-	1	-	yes	0	3	145	147	0
Modules & Loops	Issue Type	Violation Type	Distance	Slack	Latency(cycles)	Latency(ns)	Iteration Latency	Interval	Trip Count	Pipelined	BRAM	DSP	FF	LUT	URAM																																	
• multiply				-	3	30.000		-	1	-	yes	0	3	145	147	0																																
Performance Pragma																																																
<div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div>																																																
<table><tr><th>Modules & Loops</th><th>Target TI(cycles)</th><th>TI(cycles)</th><th>TI met</th></tr><tr><td>• multiply</td><td>-</td><td>-</td><td>-</td></tr></table>																Modules & Loops	Target TI(cycles)	TI(cycles)	TI met	• multiply	-	-	-																									
Modules & Loops	Target TI(cycles)	TI(cycles)	TI met																																													
• multiply	-	-	-																																													
HW Interfaces																																																
AXIS																																																
<table><tr><th>Interface</th><th>Register Mode</th><th>TDATA</th><th>TREADY</th><th>TVALID</th></tr><tr><td>A</td><td>both</td><td>32</td><td>1</td><td>1</td></tr><tr><td>B</td><td>both</td><td>32</td><td>1</td><td>1</td></tr><tr><td>C</td><td>both</td><td>56</td><td>1</td><td>1</td></tr></table>																Interface	Register Mode	TDATA	TREADY	TVALID	A	both	32	1	1	B	both	32	1	1	C	both	56	1	1													
Interface	Register Mode	TDATA	TREADY	TVALID																																												
A	both	32	1	1																																												
B	both	32	1	1																																												
C	both	56	1	1																																												
TOP LEVEL CONTROL																																																
<table><tr><th>Interface</th><th>Type</th><th>Ports</th></tr><tr><td>ap_clk</td><td>clock</td><td>ap_clk</td></tr><tr><td>ap_rst_n</td><td>reset</td><td>ap_rst_n</td></tr><tr><td>ap_ctrl</td><td>ap_ctrl_none</td><td></td></tr></table>																Interface	Type	Ports	ap_clk	clock	ap_clk	ap_rst_n	reset	ap_rst_n	ap_ctrl	ap_ctrl_none																						
Interface	Type	Ports																																														
ap_clk	clock	ap_clk																																														
ap_rst_n	reset	ap_rst_n																																														
ap_ctrl	ap_ctrl_none																																															
SW I/O Information																																																
Top Function Arguments																																																
<table><tr><th>Argument</th><th>Direction</th><th>Datatype</th></tr><tr><td>A</td><td>in</td><td>stream<ap_fixed<28 4 AP_TRN AP_WRAP 0> 0>&</td></tr><tr><td>B</td><td>in</td><td>stream<ap_fixed<28 4 AP_TRN AP_WRAP 0> 0>&</td></tr><tr><td>C</td><td>out</td><td>stream<ap_fixed<56 8 AP_TRN AP_WRAP 0> 0>&</td></tr></table>																Argument	Direction	Datatype	A	in	stream<ap_fixed<28 4 AP_TRN AP_WRAP 0> 0>&	B	in	stream<ap_fixed<28 4 AP_TRN AP_WRAP 0> 0>&	C	out	stream<ap_fixed<56 8 AP_TRN AP_WRAP 0> 0>&																					
Argument	Direction	Datatype																																														
A	in	stream<ap_fixed<28 4 AP_TRN AP_WRAP 0> 0>&																																														
B	in	stream<ap_fixed<28 4 AP_TRN AP_WRAP 0> 0>&																																														
C	out	stream<ap_fixed<56 8 AP_TRN AP_WRAP 0> 0>&																																														
SW-to-HW Mapping																																																
<table><tr><th>Argument</th><th>HW Interface</th><th>HW Type</th></tr><tr><td>A</td><td>A</td><td>interface</</td></tr></table>	Argument	HW Interface	HW Type	A	A	interface</																																										
Argument	HW Interface	HW Type																																														
A	A	interface</																																														

Cosimulation printed output:

```
////////////////////////////////////
// Following axis ports can not be accessed by kernel 'multiply'
//   port 'A' can not be read
//   port 'B' can not be read
//   port 'C' can not be written
//
//   Because the top pipeline FSM is blocked by following axis ports
////////////////////////////////////

// RTL Simulation : 1 / 10 [100.00%] @ "185000"
// RTL Simulation : 2 / 10 [100.00%] @ "195000"
// RTL Simulation : 3 / 10 [100.00%] @ "205000"
// RTL Simulation : 4 / 10 [100.00%] @ "215000"
// RTL Simulation : 5 / 10 [100.00%] @ "225000"
// RTL Simulation : 6 / 10 [100.00%] @ "235000"
// RTL Simulation : 7 / 10 [100.00%] @ "245000"
// RTL Simulation : 8 / 10 [100.00%] @ "255000"
// RTL Simulation : 9 / 10 [100.00%] @ "265000"
// RTL Simulation : 10 / 10 [100.00%] @ "275000"
////////////////////////////////////
$finish called at time : 335 ns : File "C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_15/solution1/sim/verilog/multiply.autotb.v" Line 224
## quit
INFO: [Common 17-206] Exiting xsim at Tue Mar 21 13:16:50 2023...
INFO: [COSIM 212-316] Starting C post checking ...
4.125*3.26459=13.4664
4.56215*2.45689=11.2087
3.69846*2.45689=9.0867
1.25698*3.56987=4.48728
1.45679*5.62337=8.19206
5.66843*6.54566=37.1036
6.22556*5.63611=35.088
4.69852*2.56985=12.0745
1.56399*3.26563=5.10744
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 1
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 95.793 seconds; current allocated memory: 11.770 MB
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 108.324 seconds; peak allocated memory: 109.242 MB.
Finished C/RTL cosimulation.
```

Cosimulation Report:

General Information	
Date: Tue Mar 21 13:16:57 IST 2023	Solution: solution1 (Vivado IP Flow Target)
Version: 2022.2 (Build 3670227 on Oct 13 2022)	Product family: zynq
Project: project_15	Target device: xc7z020-clg484-1
Status: Pass	
Cosim Options	
Tool: Vivado XSIM	RTL: Verilog
Performance Estimates	
<div><div>Modules & Loops</div><div><div>Avg II</div><div>Max II</div><div>Min II</div><div>Avg Latency</div><div>Max Latency</div><div>Min Latency</div></div><div>multiply</div></div>	

- Pipelining helps in reduce the amount of hardware resources required for implementing a stream interface. By breaking the processing into smaller stages
- pipelining introduces additional latency, as data needs to pass through multiple stages before being processed
- Using a pipelined, blocking stream interface can help to improve the performance of the design by enabling higher throughput and reducing the latency of communication.

Github:

https://github.com/velicharlagokulkumar/vitis-hls/tree/main/project_14
https://github.com/velicharlagokulkumar/vitis-hls/tree/main/project_15