V.GOKUL KUMAR

FUTURE WIRELESS COMMUNICATIONS (FWC)

Indian Institute of Technology Hyderabad

Email: velicharla@outlook.com



Date:06-04-2023

Hls ASSIGNMENT-6

Implement a 16bit shift register in HLS. The module should take 3 inputs: 16bit data value, 16bit shift value, and 1 bit left or right shift flag. Shift value is the value by which you need to shift (in the direction denoted by shift flag) the data value and produce the output (also 16bit). Implement it in the most efficient manner possible with what you have learned till now. Do C simulation, synthesis and C/RTL co-simulation like other assignments. The testbench should be a self-checking testbench.

The purpose of this assignment is to familiarise you with LOOP_PIPELINE and LOOP_UNROLL pragmas.

Design:

Main function:

```
Synthesis Summary(solution1)

☐ Schedule Viewer(solution1)

                                                                   1 #include<hls_stream.h>
  2 #include <ap_int.h>
  3 typedef ap_uint<16> size;
  4@void shift_register(hls::stream<size> &data_in, size shift_value, bool shift_flag,
                               hls::stream<size> &data_out) {
  6 #pragma HLS INTERFACE mode=axis port=data_out register
    #pragma HLS INTERFACE mode=axis port=data_in register
  8
  9
         size dout[16];
    #pragma HLS ARRAY_PARTITION dim=1 factor=16 type=block variable=dout
 10
 11
         size din[16];
    #pragma HLS ARRAY_PARTITION dim=1 factor=16 type=block variable=din
 12
 13
         for (int i = 0; i < 16; i++) {
 14
 15
                  #pragma HLS UNROLL
                    din[i]=data_in.read();
 16
 17
                                    //Right shift
 18
               if (shift_flag) {
                         for (int i = 0; i < 16; i++) {
 19
                             //#pragma HLS PIPELINE
 20
 21
                              #pragma HLS UNROLL
 22
                             int shift_index = i - shift_value;
 23
                             if (shift_index < 0) {</pre>
 24
                                 dout[i] = din[16 + shift_index];
 25
                             } else {
 26
                                 dout[i] = din[shift_index];
 27
 28
                         }
 29
                     } else {
 30
                         for (int i = 0; i < 16; i++) {
                          // #pragma HLS PIPELINE
 31
 32
                            #pragma HLS UNROLL
                             int shift_index = i + shift_value;
 33
                             if (shift_index >= 16) {
 34
 35
                                 dout[i] = din[shift_index - 16];
 36
                                else {
 37
                                  dout[i] = din[shift_index];
 38
 39
                          }
 40
                     }
 41
              for (int i = 0; i < 16; i++) {
 42
 43
                 #pragma HLS UNROLL
 44
                  data_out.write(dout[i]);
 45
              }
 46 }
 47
```


Self-checking Test Bench:

```
csim.log

☐ Schedule Viewer(solution1)

                                                                  shift_reg.cpp
                                                                                Synthesis Summary(solution1)
 1 #include<hls_stream.h>
 2 #include <ap_int.h>
 3 #include <iostream>
 4 #include <fstream>
 5 using namespace std;
 7 typedef ap_uint<16> size;
 8
 9 void shift_register(hls::stream<size> &data_in, size shift_value, bool shift_flag,
10
                              hls::stream<size> &data_out);
11⊖ int main()
12 {
       hls::stream<size> data_in;
13
14
        size shift_value;
15
        hls::stream<size> data_out;
16
17
        size data[8][34];
18
        size dout[8][34];
19
        bool shift_flag=0;
20
        int i=0,j=0,k=0,flag=0,count=0;
21
            FILE *fp;
22
23
        ifstream inputFile("shift_reg_input.dat");
24
25
           for (int i = 0; i < 8; i++) {
26
               for (int j = 0; j < 34; j++) {
27
                   inputFile >> data[i][j];
28
29
           }
30
31
           inputFile.close();
32
33
      ifstream outputFile("output.dat");
34
35
         for(int i=0;i<8;i++){</pre>
 36
             shift_value=data[i][16];
             shift_flag=data[i][17];
 37
 38
          for(int j=0;j<16;j++){
 39
         data_in.write(data[i][j]);
 40
 41
 42
        shift_register(data_in,shift_value,shift_flag,data_out);
 43
 44
        fp=fopen("output.dat","w");
 45
         for(int k=0;k<16;k++){</pre>
 46
          dout[i][k]= data_out.read();
 47
 48
 49
 50
          for (int i = 0; i < 8; i++) {
 51
             for (int j = 0; j < 16; j++){
 52
                if(dout[i][j]==data[i][j+18]){
 53
                  count++;
                }
 55
 56
             if(count==16)
 57
             {
                fprintf(fp, "%s\n", "Test Passed");
 58
 59
             }
 60
             else
 61
             {
                fprintf(fp, "%s\n", "Test Failed!");
 62
 63
             }
 64
 65
             count=0;
 66
 67
            fclose(fp);
 68
 69
 70
                std::cout<<"all the read input sets passed"<<std::endl;
```

Input File:



C simulation printed output:


Output File:

```
S - -
Explorer 
Module Hierarchy
                                        csim.log
                                                   Synthesis Summary(solution1)
                                          1 Test Passed
       shift_reg.cpp
                                           2 Test Passed

✓ 
<sup>®</sup> Test Bench

                                          3 Test Passed
       input2.dat
                                          4 Test Passed
       shift_reg_input.dat
                                          5 Test Passed
       shift_reg_tb.cpp
                                          6 Test Passed
   7 Test Passed
     > * constraints
                                          8 Test Passed
     v 🗁 csim
       v 🍃 build
            csim.exe
            csim.mk
            input2.dat
            Makefile.rules
            output.dat
```

Synthesis Report:



Cosimulation printed output:

Cosimulation Report:



Github:

https://github.com/velicharlagokulkumar/vitis-hls/tree/main/project_25