#### V.GOKUL KUMAR

FUTURE WIRELESS COMMUNICATIONS(FWC)

Indian Institute of Technology Hyderabad

Email: velicharla@outlook.com



Date:02-04-2023

## Hls ASSIGNMENT-5

### Part A:

Implement a DUT that accesses 8 elements from BRAM (the BRAM should be contained within the DUT, you can choose to populate the BRAM in any way you like) and gives out all 8 values as HLS streaming output in a single bundle in a single clock cycle. The starting index will be an input to the DUT and it will be a multiple of 8.

The way to access these 8 elements are as follows:

- 1. 8 consecutive elements are to be chosen and these elements will make up a bundle.
- 2. Every 8th element is to be chosen and 8 such elements will make up a bundle.

### Part B:

Implement a DUT that takes 4 inputs in 4 clock cycles and then saves all the inputs in a BRAM (The BRAM should be contained within the DUT) at a single address. At the same time, it also gives out all the 4 inputs as a single bundle output in the same clock cycle when it receives the final input. The BRAM index will overflow after the BRAM is full and it should overwrite the old values as more inputs keep coming in.

You can assume the data elements to be 8-bit values for both parts.

The purpose of this assignment is to understand the working of the pragmas, ARRAY\_PARTITION (block, cyclic, complete) and ARRAY\_RESHAPE (horizontal, vertical). Report all the source code files, self-checking testbench files, input and output files, and "ALL" the HLS reports.

## Design:

Main function:

```
    bram_A.cpp 
    □ bram_A_tb.cpp

                              dut_csim.log Co-simulation Report(solution2)
                                                                           Synt
1 #include <hls_stream.h>
  2 #include <iostream>
  3 #include <fstream>
  4 #include<stdio.h>
  5 #define BRAM_DEPTH 64
  6 #define BUNDLE SIZE 8
  7 #include "ap int.h"
  8 typedef ap uint <8> size;
  9@ void dut(size start_index, hls::stream<size> & output) {
        #pragma HLS INTERFACE ap_none port=start_index
 10
 11
        #pragma HLS INTERFACE axis register port=output
 12
 13
        size bram1[BRAM_DEPTH];
 14
        #pragma HLS BIND_STORAGE variable=bram1 type=ram_1p impl=bram
 15
        #pragma HLS ARRAY PARTITION variable=bram1 block factor=8
 16
        size bram2[BRAM DEPTH];
        #pragma HLS BIND_STORAGE variable=bram2 type=ram_1p impl=bram
 17
        #pragma HLS ARRAY_PARTITION variable=bram2 cyclic factor=8
 18
 19
 20
      size i=0, j=0;
 21
       for ( i = 0; i < BRAM_DEPTH; i++) {</pre>
 22
       bram1[i]=i;
 23
       bram2[i]=i;
 24
       }
       /*FILE *fp;
 25⊝
       fp=fopen("populate.dat","r");
 26
 27
       while(fscanf(fp, "%d", &bram[i])==1)
28
29
               i++;
            1*/
30
31
      size bundle1[8];
32
      size bundle2[8];
33
      for (j = 0; j < 8; j++) {
34
     #pragma HLS PIPELINE II=1
35
        bundle1[j] = bram1[(start_index +j)%BRAM_DEPTH];
36
        output.write(bundle1[j]);
37
38
      for (j = 0; j < 8; j++) {
     #pragma HLS PIPELINE II=1
39
        bundle2[j] = bram2[(start_index +j*8)%BRAM_DEPTH];
40
        output.write(bundle2[j]);
41
42
         }
43 }
11
```

## Test Bench:


```
bram_A_tb.cpp \times \end{align* dut_csim.log \textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\textcolor{\text
         1 #include"bram.h"
         2 #include <hls stream.h>
         3 #include <iostream>
        4 #define BRAM DEPTH 64
         5 #define BUNDLE_SIZE 8
         6 #include <ap_int.h>
         7 typedef ap uint<8> size;
         8 void dut(size start_index, hls::stream<size>& output);
         9
  10⊖ int main()
    11 {
    12
                                          hls::stream<size> output;
    13
                                          size out, start index=64;
    14
                                          for (size i=0 ; i < 2*BUNDLE_SIZE; i++) {</pre>
    15
                                          dut(start index,output);
   16
                                          //output >> out;
    17
                                          std::cout<<output.read()<<std::endl;</pre>
  18
    19
                                          return 0;
    20 }
    21
```


# C simulation printed output:

```
ZINFO: [SIM 4] CSIM will launch GCC as the compiler.

Compiling ............./oneDrive/Desktop/vitis/bram_A_tb.cpp in debug mode
   Compiling ../../../../OneDrive/Desktop/vitis/bram_A.cpp in debug mode
   Generating csim.exe
 60
 71
82
 93
104
115
126
140
158
1616
1724
1832
1940
20 48
22 WARNING [HLS SIM]: hls::stream 'hls::stream<ap_uint<8>, 0>0' contains leftover data, which may result in RTL simulation hanging.
```


# **Synthesis Report:**






# Schedule Viewer comparison:

Consecutive 8 Elements - Block Partitioning, Every 8th Elements - Cyclic Partitioning



Consecutive 8 Elements - Cyclic Partitioning, Every 8th Elements - Block Partitioning



# Cosimulation printed output:

```
□ Corsole □ ○ □ Fors □ Warmings □ Guidance □ Properties → Man Pages □ Git Repositiones ○ Modules/Loops

Viiis HKC Scowole

// RTL Simulation : 3 / 16 [100.00%] ⊕ "825000"

// RTL Simulation : 5 / 16 [100.00%] ⊕ "825000"

// RTL Simulation : 5 / 16 [100.00%] ⊕ "1515000"

// RTL Simulation : 6 / 16 [100.00%] ⊕ "1515000"

// RTL Simulation : 6 / 16 [100.00%] ⊕ "1515000"

// RTL Simulation : 6 / 16 [100.00%] ⊕ "1515000"

// RTL Simulation : 6 / 16 [100.00%] ⊕ "1515000"

// RTL Simulation : 8 / 16 [100.00%] ⊕ "2625000"

// RTL Simulation : 12 / 16 [100.00%] ⊕ "2655000"

// RTL Simulation : 13 / 16 [100.00%] ⊕ "2655000"

// RTL Simulation : 12 / 16 [100.00%] ⊕ "3555000"

// RTL Simulation : 12 / 16 [100.00%] ⊕ "3555000"

// RTL Simulation : 13 / 16 [100.00%] ⊕ "3555000"

// RTL Simulation : 15 / 16 [100.00%] ⊕ "3555000"

// RTL Simulation : 15 / 16 [100.00%] ⊕ "3555000"

// RTL Simulation : 15 / 16 [100.00%] ⊕ "3555000"

// RTL Simulation : 16 / 16 [100.00%] ⊕ "3555000"

// RTL Simulation : 16 / 16 [100.00%] ⊕ "3555000"

// RTL Simulation : 16 / 16 [100.00%] ⊕ "3555000"

// RTL Simulation : 16 / 16 [100.00%] ⊕ "3555000"

// RTL Simulation : 16 / 16 [100.00%] ⊕ "3555000"

// RTL Simulation : 16 / 16 [100.00%] ⊕ "3555000"

// RTL Simulation : 16 / 16 [100.00%] ⊕ "3555000"

// RTL Simulation : 16 / 16 [100.00%] ⊕ "3555000"

// RTL Simulation : 16 / 16 [100.00%] ⊕ "3555000"

// RTL Simulation : 16 / 16 [100.00%] ⊕ "3555000"

// RTL Simulation : 16 / 16 [100.00%] ⊕ "3555000"

// RTL Simulation : 16 / 16 [100.00%] ⊕ "3555000"

// RTL Simulation : 16 / 16 [100.00%] ⊕ "3555000"

// RTL Simulation : 16 / 16 [100.00%] ⊕ "3555000"

// RTL Simulation : 16 / 16 [100.00%] ⊕ "3555000"

// RTL Simulation : 16 / 16 [100.00%] ⊕ "3555000"

// RTL Simulation : 16 / 16 [100.00%] ⊕ "3555000"

// RTL Simulation : 16 / 16 [100.00%] ⊕ "3555000"


// RTL Simulation : 16 / 16 [100.00%] ⊕ "3555000"

// RTL Simulation : 16 / 16 [100.00%] ⊕ "3555000"

// RTL Simulation : 16 / 16 [100.00%] ⊕ "3555000"

// RTL Simulation : 16 / 16 [100.00%] ⊕ "3555
```

# **Cosimulation Report:**



### Github:

https://github.com/velicharlagokulkumar/vitis-hls/tree/main/project\_20