

V.GOKUL KUMAR

FUTURE WIRELESS COMMUNICATIONS (FWC)

Indian Institute of Technology Hyderabad

**Email:** velicharla@outlook.com



---

Date:10-07-2023

## Hls ASSIGNMENT-9

Zadoff-Chu Sequence Generator

Design a digital circuit using RTL and HLS for a Zadoff-Chu sequence generator.

## Requirements

- Implement the following equation,
  - $x(m) = e^{-j \cdot \pi \cdot m \cdot (m+1) \cdot u / L}$ ;
  - Where,
    - “u” is a sequence ID, possible values are 0 to 31
    - “L” is the length of the sequence, possible values are 139 and 839
  - Both these variables should be taken as an input.
- The input and output buses should use the AXIS interface.
- Implement a pipelined design.
- The implementation should use as minimum resources as possible.

## Considerations

- A last signal should be used to indicate the end of the output sequence.
- The design implementation should be targeted on the ZCU111 FPGA board.

## Deliverables

- Source code implementation of the design.
- Simulation results.
- Resource utilization report analysis.
- Timing report which contains the latency, interval, throughput and the Fmax of the circuit.
- Documentation detailing the design choices, and performance evaluation.

# MATLAB:


## SOURCE CODE:



The screenshot shows the MATLAB Editor window with the file `zff_chu.m` open. The code generates a Zadoff-Chu sequence of length 25 and writes its real and imaginary parts to separate text files.

```
Editor - C:\Users\velic\OneDrive\Desktop\vitis-hls\Assignment_9\MATLAB\zff_chu.m
zff_chu.m  real_matlab.txt  imag_matlab.txt  +
1 -     seq = zadoffChuSeq(25,139);
2 -     X=real(seq);
3 -     Y=imag(seq);
4 -     file1 = fopen('real_matlab.txt', 'w');
5 -     fprintf(file1, '%f\n', X);
6 -     fclose(file1);
7 -     %disp(X);
8 -     file2 = fopen('imag_matlab.txt', 'w');
9 -     fprintf(file2, '%f\n', Y);
10 -    fclose(file2);
11 -    disp(seq);
```

Output: (Zadoff- chu sequence)



The screenshot shows the MATLAB Command Window displaying the output of the `zff_chu` function. It lists 25 complex numbers representing the Zadoff-Chu sequence.

```
Command Window
>> zff_chu
1.0000 + 0.0000i
0.4266 - 0.9044i
-0.9693 + 0.2461i
0.8789 - 0.4770i
0.3004 + 0.9538i
-0.3219 + 0.9468i
0.1687 + 0.9857i
0.9746 - 0.2241i
-0.9875 - 0.1576i
0.8323 - 0.5544i
0.7788 + 0.6273i
0.6869 + 0.7268i
0.9837 - 0.1798i
-0.6702 - 0.7421i
0.7497 + 0.6618i
-0.8679 + 0.4967i
-0.9693 - 0.2461i
-0.9936 + 0.1128i
0.0339 + 0.9994i
0.4670 - 0.8842i
0.1240 + 0.9923i
-0.9571 + 0.2896i
-0.9997 + 0.0226i
-0.6360 + 0.7717i
0.9634 + 0.2679i
fx -0.9571 - 0.2896i
```

# HLS:

## Design:

Main function: (Sequence Generator)

```
1 #include <hls_stream.h>
2 #include <math.h>
3 #include <complex>
4 using namespace std;
5
6 typedef complex<float> data_stream;
7 void zadoff_chu_generator_hls(hls::stream<data_stream>& out_stream, int length, int u,hls::stream<bool> &tlast) {
8 #pragma HLS INTERFACE mode=axis register_mode=off port=tlast
9 #pragma HLS INTERFACE mode=axis register_mode=off port=out_stream
10    data_stream out_data;
11
12    for (int m = 0; m < length; m++) {
13        #pragma HLS PIPELINE II=1
14        float angle = M_PI * m * (m + 1) * u / length;
15        float real = cos(angle);
16        float imag = -sin(angle);
17        out_stream.write(complex<float>(real,imag));
18    }
19    tlast.write(1);
20 }
21 }
```

## Self-checking Test Bench:

```
1 #include <iostream>
2 #include <hls_stream.h>
3 #include <math.h>
4 #include <complex>
5 using namespace std;
6 #include <fstream>
7
8 typedef complex<float> data_stream;
9
10 void zadoff_chu_generator_hls(hls::stream<data_stream>& out_stream, int length, int u,hls::stream<bool> &tlast);
11 int main() {
12     const int LENGTH = 139;
13     const int U = 25;
14
15     double arr1[LENGTH];
16     double arr2[LENGTH];
17     data_stream arr3[LENGTH];
18     int threshold = 5;
19     int flag=0;
20     hls::stream<data_stream> out_stream;
21     hls::stream<bool> t_last;
22
23     ifstream File1("real_matlab.txt");
24     for (int i = 0; i < LENGTH; i++){
25         File1>>arr1[i];
26     }
27     File1.close();
28
29     ifstream File2("imag_matlab.txt");
30     for (int i = 0; i < LENGTH; i++){
31         File2>>arr2[i];
32     }
33     File2.close();
34
35     zadoff_chu_generator_hls(out_stream, LENGTH, U,t_last);
36 }
```


```

36
37     ofstream File5("hls_zff_sequence.txt");
38     for (int i = 0; i < LENGTH; i++){
39         arr3[i] = out_stream.read();
40         File5 << arr3[i]<< endl;
41     }
42     File5.close();
43
44     ofstream File3("generator_real.txt");
45     for (int i = 0; i < LENGTH; i++){
46         File3<<arr3[i].real()<< endl;
47     }
48     File3.close();
49
50     ofstream File4("generator_imag.txt");
51     for (int i = 0; i < LENGTH; i++){
52         File4<<arr3[i].imag()<< endl;
53     }
54     File4.close();
55
56     for (int i = 0; i < LENGTH; i++) {
57         float absoluteDiff = abs(arr1[i] - arr3[i].real());
58         float thresholdValue = (threshold * abs(arr1[i])) / 100;
59         if (absoluteDiff > thresholdValue) {
60             cout << "Sample " << i << " exceeds the threshold: " << arr1[i] << ", " << arr3[i].real()<< endl;
61             flag=1;
62         }
63     }
64
65 if(flag==1)
66 {
67     cout<<"Few Samples are exceeded the threshold when compared with MATLAB reference output"<< endl;
68 }
69 else
70 {
71     cout<<"All Samples are within the tolerance band when compared with MATLAB reference output"<< endl;
72 }
73
74     return 0;
75 }
76

```


## Input Files: (golden data from MATLAB)

### Real Values of Sequence:



Line Number	Value
1	1.000000
2	0.426597
3	-0.969254
4	0.878907
5	0.300406
6	-0.321885
7	0.168700
8	0.974567
9	-0.987511
10	0.832254
11	0.778803
12	0.686850
13	0.983698
14	-0.670250
15	0.749663
16	-0.867903
17	-0.969254
18	-0.993622
19	0.033896
20	0.467031
21	0.123988
22	-0.957145
23	-0.999745
24	-0.636030

## Imaginary Values of Sequence:




Editor - C:\Users\velic\OneDrive\Desktop\vitis-hls\Assignment\_9\MATLAB\imag\_matlab.txt

zff\_chu.m    real\_matlab.txt    imag\_matlab.txt    +

```
1 0.000000
2 -0.904442
3 0.246062
4 -0.476993
5 0.953811
6 0.946779
7 0.985667
8 -0.224095
9 -0.157551
10 -0.554395
11 0.627269
12 0.726799
13 -0.179827
14 -0.742136
15 0.661820
16 0.496734
17 -0.246062
18 0.112767
19 0.999425
20 -0.884241
21 0.992284
22 0.289609
23 0.022599
24 0.771665
```

## Output File: (data returned by function)



zff\_chu\_tb.cpp    hls\_zff\_seque...    Synthesis Su...    Co-simulatio...

```
1 (1,-0)
2 (0.426597,-0.904442)
3 (-0.969254,0.246062)
4 (0.878907,-0.476993)
5 (0.300406,0.953811)
6 (-0.321885,0.946779)
7 (0.168699,0.985668)
8 (0.974567,-0.224095)
9 (-0.987511,-0.15755)
10 (0.832253,-0.554395)
11 (0.778803,0.627268)
12 (0.686849,0.7268)
13 (0.983698,-0.179831)
14 (-0.670248,-0.742137)
15 (0.749665,0.661818)
16 (-0.8679,0.49674)
17 (-0.969254,-0.246064)
18 (-0.993621,0.112768)
19 (0.0338971,0.999425)
20 (0.467032,-0.88424)
21 (0.123995,0.992283)
22 (-0.957142,0.28962)
23 (-0.999745,0.0225983)
24 (-0.63602,0.771673)
25 (0.963444,0.267911)
26 (-0.957145,-0.289609)
27 (0.686848,-0.726801)
28 (0.995916,0.0902791)
29 (0.990819,-0.135193)
30 (0.0790286,-0.996872)
31 (-0.670239,0.742145)
32 (0.257028,-0.966404)
33 (0.971561,0.221111)
```

## C simulation printed output:

```
zff_chu_tb.cpp _csim.log Synthesis Summary(solution1) Co-simulation Report(solution1) real_matlab.txt
1 INFO: [SIM 2] **** CSIM start ****
2 INFO: [SIM 4] CSIM will launch GCC as the compiler.
3 Compiling ../../Sources/zff_chu_tb.cpp in debug mode
4 Compiling ../../Sources/zff_chu.cpp in debug mode
5 Generating csim.exe
6 All Samples are within the tolerance band when compared with MATLAB reference output
7 WARNING [HLS SIM]: hls::stream 'hls::stream<bool, 0>' contains leftover data, which may result in RTL simulation hanging.
8 INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 139
9 INFO: [SIM 1] CSim done with 0 errors.
10 INFO: [SIM 3] **** CSIM finish ****
11
```

## Synthesis Report:

Synthesis Summary Report of "zadoff\_chu\_generator\_hls"

**General Information**

Date: Sat Jul 1 08:58:06 2023	Solution: solution1 (Vivado IP Flow Target)
Version: 2022.2 (Build 3670227 on Oct 13 2022)	Product family: zynqplus
Project: project_39	Target device: xczu7ev-fvc1156-2-e

**Timing Estimate**

Target	Estimated	Uncertainty
10.00 ns	7.042 ns	2.70 ns

**Performance & Resource Estimates**

Modules & Loops	Issue Type	Violation Type	Distance	Slack	Latency(cycles)	Latency(ns)	Iteration Latency	Interval	Trip Count	Pipelined	BRAM	DSP	FF	LUT	UR
zadoff_chu_generator_hls_Pipeline_VITIS_LOOP_12_1	-	-	-	-	-	-	-	-	-	no	0	57	4596	6079	
VITIS_LOOP_12_1	-	-	-	-	-	53	1	-	-	yes	-	-	-	-	
sin_or_cos_float_s	-	-	-	-	10	100.000	-	1	-	yes	0	12	1541	2649	
sin_or_cos_float_s	-	-	-	-	10	100.000	-	1	-	yes	0	12	1541	2649	

**Performance Pragma**

Modules & Loops	Target TI(cycles)	TI(cycles)	TI met
zadoff_chu_generator_hls	-	-	-
zadoff_chu_generator_hls_Pipeline_VITIS_LOOP_12_1	-	-	-
VITIS_LOOP_12_1	-	-	-
sin_or_cos_float_s	-	-	-
sin_or_cos_float_s	-	-	-

**HW Interfaces**

**AXIS**

Interface	Register Mode	TDATA	TREADY	TVALID
out_stream	off	64	1	1
tlast	off	8	1	1

**Other Ports**

Interface	Mode	Bitwidth
length_r	ap_none	32
u	ap_none	32

**TOP LEVEL CONTROL**

Interface	Type	Ports
ap_clk	clock	ap_clk
ap_rst_n	reset	ap_rst_n
ap_ctrl	ap_ctrl_hs	ap_done ap_idle ap_ready ap_start

**SW I/O Information**

Top Function Arguments

Argument	Direction	Datatype
out_stream	out	stream<std::complex<float> 0>&
length	in	int
u	in	int
tlast	out	stream<bool 0>&

**SW-to-HW Mapping**

Argument	HW Interface	HW Type
out_stream	out_stream	interface
length	length_r	port
u	u	port
tlast	tlast	interface

**Pragma Report**

Valid Pragma Syntax

Type	Options	Location	Function
interface	mode=axis register_mode=off port=tlast	project_39/Sources/zff_chu.cpp:8	zadoff_chu_generator_hls
interface	mode=axis register_mode=off port=out_stream	project_39/Sources/zff_chu.cpp:9	zadoff_chu_generator_hls
pipeline	ll=1	project_39/Sources/zff_chu.cpp:13	zadoff_chu_generator_hls

**Bind Op Report**

Bind Op Report

Name	DSP	Pragma	Variable	Op	Impl	Latency
zadoff_chu_generator_hls	57					
zadoff_chu_generator_hls.Pipeline_VITIS_LOOP_12_1	57					
VITIS_LOOP_12_1						
m_2_fu_162_p2	-		m_2	add	fabric	0
dmul_64ns_64ns_64_5_max_dsp_1_U24	11		mul	dmul	maxdsp	4
dmul_64ns_64ns_64_5_max_dsp_1_U25	11		mul2	dmul	maxdsp	4
dmul_64ns_64ns_64_5_max_dsp_1_U26	11		mul4	dmul	maxdsp	4
ddiv_64ns_64ns_64_22_no_dsp_1_U27	-		div	ddiv	fabric	21
> sin_or_cos_float_s	12					
> sin_or_cos_float_s	12					

## Co-simulation printed output:

```
//////////  
// Inter-Transaction Progress: Completed Transaction / Total Transaction  
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%  
//  
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"  
//////////  
// RTL Simulation : 0 / 1 [n/a] @ "125000"  
// RTL Simulation : 1 / 1 [n/a] @ "2105000"  
//////////  
$finish called at time : 2165 ns : File "C:/Users/velic/OneDrive/Desktop/vitis-hls/Assignment_9/HLS/project_39/solution1/sim/verilog/zadoff_chu_generator_hls.autotb.v" Line 11  
## quit  
INFO: [Common 17-206] Exiting xsim at Sat Jul 1 13:03:15 2023...]  
INFO: [COSIM 212-316] Starting C post checking ...  
All Samples are within the tolerance band when compared with MATLAB reference output  
WARNING [HLS SIM]: hls::stream 'hls::stream<bool, 0>' contains leftover data, which may result in RTL simulation hanging.  
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 139  
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***  
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calcul  
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 229.744 seconds; current allocated memory: 8.480 MB.  
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 3 seconds. Total elapsed time: 243.895 seconds; peak allocated memory: 113.258 MB.  
Finished C/RTL cosimulation.
```

# Co-simulation Report:

The screenshot shows the Vivado Co-simulation Report window for the project 'zadoff\_chu\_generator\_hls'. The window has tabs at the top: zff\_chu\_tb.cpp, \_csim.log, Synthesis Summary(solu...), Co-simulation Report(so...), real\_matlab.txt, Synthesis Details(solution), Synthesis Details(solution), and Synthesis Details(solution). The 'Co-simulation Report' tab is active.

**General Information**

Date: Sat Jul 1 09:03:20 IST 2023  
Version: 2022.2 (Build 3670227 on Oct 13 2022)  
Project: project\_39  
Status: Pass

Solution: solution1 (Vivado IP Flow Target)  
Product family: zynqplus  
Target device: xczu7ev-tfc1156-2-e

**Cosim Options**

Tool: Vivado XSIM  
RTL: Verilog


**Performance Estimates**

Modules & Loops

	Avg II	Max II	Min II	Avg Latency	Max Latency	Min Latency
zadoff_chu_generator_hls		196	196	196	196	196
zadoff_chu_generator_hls_Pipeline_VITIS_LOOP_12_1		190	190	190	190	190
VITIS_LOOP_12_1		191	191	191	191	191
sin_or_cos_float_s	1	1	1	10	10	10
sin_or_cos_float_s	1	1	1	10	10	10

# VIVADO:

## Block Design: (Vitis IP)




## Test Bench:

The screenshot shows the Vivado Test Bench editor with the file 'zadoff\_chu\_tb.v' open. The code defines a test bench module 'zadoff\_chu\_tb' with the following structure:

```
1 `timescale 1ns / 1ps
2 module zadoff_chu_tb(
3 );
4
5     reg clk;
6     reg [31:0]length_r_0;
7     wire [63:0]out_stream_TDATA_0;
8     wire out_stream_TVALID_0;
9     reg [31:0]u_0;
10    wire tlast_TVALID_0;
11
12
13    design_1_wrapper ini (.ap_clk_0(clk),
14        .length_r_0(length_r_0),
15        .out_stream_TDATA_0(out_stream_TDATA_0),
16        .out_stream_TVALID_0(out_stream_TVALID_0),
17        .tlast_TVALID_0(tlast_TVALID_0),
18        .u_0(u_0));
19
20    always #5 clk=~clk;
21
22 initial
23 begin
24     clk=0;
25     //ap_rst_n_0=1;
26     length_r_0=139;
27     u_0=25;
28 end
29 endmodule
30
```


## Simulation Window:



## (In Verilog)

### Ideology:

#### Zadoff -chu Sequence generator



### Source:

[https://github.com/velicharlagokulkumar/vitis-hls/tree/main/Assignment\\_9/VIVADO/project\\_2/project\\_2.srcc/sources\\_1/new/zff\\_2.v](https://github.com/velicharlagokulkumar/vitis-hls/tree/main/Assignment_9/VIVADO/project_2/project_2.srcc/sources_1/new/zff_2.v)

## Vitis Optimizer:

### Ideology:

The input angle, PHASE\_IN was given to the Cordic IP in 2QN format with integer width of 3 (along with sign bit) that means ,I can express numbers in the range of -4.0.... to 3.992.. for feeding my IP with an angle for producing sin and cosine of that angle provided

...as from the reference of pg105,Vivado IDE

But the problem here is my angle was reaching to almost around **10527.7....** (integer part **bold**) which i can not feed to my IP as it is expecting some value from the above mentioned range.

Let  
my angle =10527.72558539568

Quotient= angle/2\*pi ==> 1675.5395664 (Taking only integer part)  
Quotient2=Quotient\*2\*pi ==> 1675\*2\*pi=10524.3353  
reminder=angle-Quotient2 ==>10527.7255-10524.3353=3.3902

reminder=3.3902 (my optimized phase)

cos(3.3902)=-0.969  
cos(10527.7255)=-0.96925

## Source: (optimizer IP)

```

opti.cpp opti_tb.cpp Co-simulation Report(solution1) phase_optimizer_cordic_csim.log Synthesis Summary(solution1)
1 #include <hls_stream.h>
2 #include <math.h>
3 #include<complex>
4 using namespace std;
5 #include<ap_fixed.h>
6
7 typedef ap_fixed <32,16> in_stream;
8 typedef ap_fixed <16,3> out_stream;
9
10 void phase_optimizer_cordic(hls::stream<out_stream>& outstream,hls::stream<in_stream>& instream) {
11 #pragma HLS PIPELINE II=1
12 #pragma HLS INTERFACE mode=axis register_mode=off port=outstream
13 #pragma HLS INTERFACE mode=axis register_mode=off port=instream
14
15     float quotient;
16     float PI = 3.14159265358979;
17     float reminder;
18     float quotient2;
19     float angle= instream.read();
20     quotient =round(angle/(2*PI));
21     quotient2=quotient*(2*PI);
22     reminder=angle-quotient2;
23     outstream.write(reminder);
24
25 }
26

```

## Test Bench:

A screenshot of a code editor window showing a C++ file named 'opti\_tb.cpp'. The code implements a test bench for an HLS design. It includes #include statements for hls\_stream.h, math.h, complex, and ap\_fixed.h. It defines two ap\_fixed streams: in\_stream and out\_stream. The main function creates these streams, writes a value to in\_stream (11.3006896972656), calls phase\_optimizer\_cordic on outstream, reads from outstream, and returns 0.

```
1 #include <hls_stream.h>
2 #include <math.h>
3 #include<complex>
4 using namespace std;
5 #include<ap_fixed.h>
6
7 typedef ap_fixed <32,16> in_stream;
8 typedef ap_fixed <16,3> out_stream;
9
10 void phase_optimizer_cordic(hls::stream<out_stream>& outstream,hls::stream<in_stream>& instream);
11 int main()
12 {
13     hls::stream<out_stream> outstream;
14     hls::stream<in_stream> instream;
15
16     instream.write(11.3006896972656);
17     phase_optimizer_cordic(outstream,instream);
18     cout<<outstream.read()<<endl;
19     return 0;
20 }
21
```


## C-Simulation:

A screenshot of a terminal window showing the output of a CSIM simulation. The log starts with INFO messages about CSIM starting, launching GCC, and compiling files. It then reports the maximum depth reached by any hls::stream() instance as 1. Finally, it shows that the simulation was done with 0 errors and finished.

```
1 INFO: [SIM 2] **** CSIM start ****
2 INFO: [SIM 4] CSIM will launch GCC as the compiler.
3   Compiling ../../../../opti_tb.cpp in debug mode
4   Compiling ../../../../opti.cpp in debug mode
5   Generating csim.exe
6 -1.26575
7 INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 1
8 INFO: [SIM 1] CSim done with 0 errors.
9 INFO: [SIM 3] **** CSIM finish ****
10
```

## Testing optimizer in vivado:

### Block Design:



### Test Bench:

```
zff_optimizer_tb.v  x  Untitled 3*  x | C:/Users/velic/OneDrive/Desktop/vitis-hls/Assignment_9/VIVADO/project_2/project_2.srscs/sim_1/new/zff_optimizer_tb.v | Q |
```

Q | H | ↻ | ↺ | X | D | F | X | // | E | ? |

```
1 `timescale 1ns / 1ps
2
3 module zff_optimizer_tb();
4
5   reg clk;
6   reg ap_rst_n_0;
7   reg [31:0]instream_TDATA_0;
8   wire instream_TREADY_0;
9   wire [15:0]outstream_TDATA_0;
10  wire outstream_TVALID_0;
11
12
13
14
15  design_2_wrapper
16    optimi_Test(.ap_clk_0(clk),
17      .ap_rst_n_0(ap_rst_n_0),
18      .instream_TDATA_0(instream_TDATA_0),
19      .instream_TREADY_0(instream_TREADY_0),
20      .outstream_TDATA_0(outstream_TDATA_0),
21      .outstream_TVALID_0(outstream_TVALID_0));
22
23
24  always #5 clk=~clk;
25
26 initial
27 begin
28   clk=0;
29   ap_rst_n_0=1'b1;
30   instream_TDATA_0=32'b00000000000000000000000000000000;
31   #10 instream_TDATA_0=32'b00000000000000000000000000000000;
32   #10 instream_TDATA_0=32'b00000000000000000000000000000000;
```

```

33 |   #10 instream_TDATA_0=32'b000000000000000010110100110011111010;
34 |   #10 instream_TDATA_0=32'b0000000000001000011100110111011;
35 |   #10 instream_TDATA_0=32'b0010100100011111011100110000000;
36 |   #10 instream_TDATA_0=32'b0;
37 | end
38 |
39 | endmodule
40 |

```

## Simulation Window:






### Un-optimized Phase carried from floating point IP's:



### Optimized phase from optimizer:



## Simulation window: (Vivado Generated IP)




**Command Window**

```
>> zff_chu
1.0000 + 0.0000i
0.4266 - 0.9044i
-0.9693 + 0.2461i
0.8789 - 0.4770i
0.3004 + 0.9538i
-0.3219 + 0.9468i
0.1687 + 0.9857i
```

## Testing Packaged IP: (Post Implementation direct testing)

### Block Design:




### Test Bench:

```
zff2_tb.v  x  zff_2.v  x  Package IP - zadoff_chu  x  zff_post_tb.v  x  design_1_wrapper.v  >
C:/Users/velic/OneDrive/Desktop/vitis-hls/Assignment_9/VIVADO/project_2/project_2.srscs/sim_1/new/zff_pos

Q | H | ← | → | X | D | F | X | // | E | ? |

1 `timescale 1ns / 1ps
2 module zff_post_tb(
3 );
4
5   reg [7:0]N_0;
6   wire [31:0]Z_0;
7   reg clk;
8   reg [7:0]u_0;
9   wire tlast_0;
10
11  design_1_wrapper post_verification (
12    .N_0(N_0),
13    .Z_0(Z_0),
14    .clk_0(clk),
15    .u_0(u_0),
16    .tlast_0(tlast_0));
17  always #5 clk=~clk;
18
19 initial
20 begin
21   clk=0;
22   //ap_rst_n_0=1;
23   N_0=139;
24   u_0=25;
25 end
26
27 endmodule
28
```

## Simulation Window:



GitHub:

[https://github.com/velicharlagokulkumar/vitis-hls/tree/main/Assignment\\_9](https://github.com/velicharlagokulkumar/vitis-hls/tree/main/Assignment_9)

References:

- pg105-cordic
- stack exchange
- <https://www.nrexplained.com/sequence>
- <https://binary-system.base-conversion.ro/convert-real-numbers-from-decimal-system-to-32bit-single-precision-IEEE754-binary-floating-point.php>
- [https://www.exploringbinary.com/twos-complement-converter/#:~:text=Converting%20Two's%20Complement%20Fixed%2DPoint%20to%20Decimal&text=For%20example%2C%20if%20you%20have,\)%2F28%20%3D%20127.99609375.](https://www.exploringbinary.com/twos-complement-converter/#:~:text=Converting%20Two's%20Complement%20Fixed%2DPoint%20to%20Decimal&text=For%20example%2C%20if%20you%20have,)%2F28%20%3D%20127.99609375.)
- <https://www.h-schmidt.net/FloatConverter/IEEE754.html>
- [https://www.vlsiuniverse.com/verilog-code-for-sine-cos-and-tan-cordic/#google\\_vignette](https://www.vlsiuniverse.com/verilog-code-for-sine-cos-and-tan-cordic/#google_vignette)
- [https://www.rfwireless-world.com/Terminology/Zadoff-chu-sequence-LTE.html#google\\_vignette](https://www.rfwireless-world.com/Terminology/Zadoff-chu-sequence-LTE.html#google_vignette)
- [https://www.sharetechnote.com/html/Handbook\\_LTE\\_Zadoff\\_Chu\\_Sequence.html](https://www.sharetechnote.com/html/Handbook_LTE_Zadoff_Chu_Sequence.html)