V.GOKUL KUMAR

FUTURE WIRELESS COMMUNICATIONS (FWC)

Indian Institute of Technology Hyderabad **Email:** velicharla@outlook.com



Date:03-07-2023

Hls ASSIGNMENT-9

Zadoff-Chu Sequence Generator

Design a digital circuit using RTL and HLS for a Zadoff-Chu sequence generator.

Requirements

- Implement the following equation,
 - o $x(m) = e^{-i} i * pi * m * (m+1) * u / L$;
 - o Where,
 - "u" is a sequence ID, possible values are 0 to 31
 - "L" is the length of the sequence, possible values are 139 and 839
 - o Both these variables should be taken as an input.
- The input and output buses should use the AXIS interface.
- Implement a pipelined design.
- The implementation should use as minimum resources as possible.

Considerations

- A last signal should be used to indicate the end of the output sequence.
- The design implementation should be targeted on the ZCU111 FPGA board.

Deliverables

- Source code implementation of the design.
- Simulation results.
- Resource utilization report analysis.
- Timing report which contains the latency, interval, throughput and the Fmax of the circuit.
- Documentation detailing the design choices, and performance evaluation.

MATLAB:

SOURCE CODE:

```
Editor - C:\Users\velic\OneDrive\Desktop\vitis-hls\Assignment_9\MATLAB\zff_chu.m
   zff_chu.m × real_matlab.txt × imag_matlab.txt × +
 1 -
       seq = zadoffChuSeq(25,139);
       X=real(seq);
 2 -
 3 -
      Y=imag(seq);
 4 -
       file1 = fopen('real matlab.txt', 'w');
 5 -
      fprintf(file1, '%f\n', X);
      fclose(file1);
 7
       %disp(X);
 8 -
      file2 = fopen('imag_matlab.txt', 'w');
 9 -
      fprintf(file2, '%f\n', Y);
10 -
      fclose(file2);
11 -
       disp(seq);
```

Output: (Zadoff- chu sequence)

```
Command Window
                                                                •
  >> zff_chu
     1.0000 + 0.0000i
     0.4266 - 0.9044i
    -0.9693 + 0.2461i
     0.8789 - 0.4770i
     0.3004 + 0.9538i
    -0.3219 + 0.9468i
     0.1687 + 0.9857i
     0.9746 - 0.2241i
    -0.9875 - 0.1576i
     0.8323 - 0.5544i
     0.7788 + 0.6273i
     0.6869 + 0.7268i
     0.9837 - 0.1798i
    -0.6702 - 0.7421i
     0.7497 + 0.6618i
    -0.8679 + 0.4967i
    -0.9693 - 0.2461i
    -0.9936 + 0.1128i
     0.0339 + 0.9994i
     0.4670 - 0.8842i
     0.1240 + 0.9923i
    -0.9571 + 0.2896i
    -0.9997 + 0.0226i
    -0.6360 + 0.7717i
     0.9634 + 0.2679i
fx
    -N 9571 - N 2896i
```

HLS:

Design:

Main function: (Sequence Generator)

```
    zff_chu.cpp 
    □ zff_chu_tb.cpp

                              csim.log
                                           Synthesis Summary(solution1)
 1 #include <hls_stream.h>
 2 #include <math.h>
 3 #include<complex>
 4 using namespace std;
 6 typedef complex <float> data_stream;
 7@void zadoff_chu_generator_hls(hls::stream<data_stream>& out_stream, int_length, int_u,hls::stream<bool> &tlast) {
 8 #pragma HLS INTERFACE mode=axis register_mode=off port=tlast
 9 #pragma HLS INTERFACE mode=axis register_mode=off port=out_stream
10
       data_stream out_data;
11
        for (int m = 0; m < length; m++) {</pre>
12
            #pragma HLS PIPELINE II=1
13
            float angle = M_PI * m * (m + 1) * u / length;
14
15
            float real = cos(angle);
16
            float imag = -sin(angle);
17
            out_stream.write(complex<float>(real,imag));
18
19
        tlast.write(1);
20
21
```

Self-checking Test Bench:

```
Syl
hls_zff_seque...
               ☑ zff_chu_tb.cpp 🏻 🗊 Synthesis Su...
                                                  Co-simulatio...
                                                                    real_matlab.txt
                                                                                     Synthesis Det...
                                                                                                       Synthesis Det...
 1 #include <iostream>
 2 #include <hls_stream.h>
 3 #include <math.h>
 4 #include <complex>
 5 using namespace std;
 6 #include <fstream>
 8 typedef complex <float> data_stream;
10 void zadoff_chu_generator_hls(hls::stream<data_stream>& out_stream, int length, int u,hls::stream<br/>tlast);
11⊖int main() {
        const int LENGTH = 139;
12
13
        const int U = 25;
14
15
        double arr1[LENGTH];
16
        double arr2[LENGTH];
17
        data_stream arr3[LENGTH];
18
        int threshold = 5;
19
        int flag=0;
20
        hls::stream<data_stream> out_stream;
21
        hls::stream<bool> t_last;
22
        ifstream File1("real_matlab.txt");
23
24
        for (int i = 0; i < LENGTH; i++){</pre>
25
        File1>>arr1[i];
26
27
        File1.close();
28
29
        ifstream File2("imag_matlab.txt");
30
        for (int i = 0; i < LENGTH; i++){</pre>
31
        File2>>arr2[i];
32
33
       File2.close();
34
35
        zadoff_chu_generator_hls(out_stream, LENGTH, U,t_last);
```

```
37
        ofstream File5("hls_zff_sequence.txt");
 38
        for (int i = 0; i < LENGTH; i++){</pre>
 39
            arr3[i] = out_stream.read();
40
            File5 << arr3[i]<<endl;
41
42
        File5.close();
 43
 44
        ofstream File3("generator_real.txt");
 45
        for (int i = 0; i < LENGTH; i++){
46
            File3<<arr3[i].real()<<endl;
 47
 48
          File3.close();
 49
          ofstream File4("generator_imag.txt");
 50
             for (int i = 0; i < LENGTH; i++){
 51
                File4<<arr3[i].imag()<<endl;
 53
 54
               File4.close();
 55
               for (int i = 0; i < LENGTH; i++) {</pre>
 56
 57
                   float absoluteDiff = abs(arr1[i] - arr3[i].real());
                   float thresholdValue = (threshold * abs(arr1[i])) / 100;
 58
                   if (absoluteDiff > thresholdValue) {
 59
                        cout << "Sample " << i << " exceeds the threshold: " << arr1[i] << ", " << arr3[i].real()<< endl;
60
61
                        flag=1;
62
63
64
65 if(flag==1)
66 {
67
        cout<<"Few Samples are exceeded the threshold when compared with MATLAB reference output"<<end1;</pre>
68 }
69 else
 70 {
        cout<<"All Samples are within the tolerance band when compared with MATLAB reference output"<<endl;
71
72 }
73
74
        return 0;
75 }
76
```

Input Files: (golden data from MATLAB)

Real Values of Sequence:

```
Editor - C:\Users\velic\OneDrive\Desktop\vitis-hls\Assignment_9\MATLAB\real_matlab.txt
  zff_chu.m × real_matlab.txt × imag_matlab.txt ×
    1.000000
 1
 2 0.426597
 3 -0.969254
  4 0.878907
 5 0.300406
    -0.321885
    0.168700
    0.974567
 8
    -0.987511
 9
10
    0.832254
11
    0.778803
12
    0.686850
13 0.983698
    -0.670250
14
15 0.749663
16
    -0.867903
17
    -0.969254
18
    -0.993622
19 0.033896
    0.467031
20
21
    0.123988
22
     -0.957145
23
    -0.999745
```

Imaginary Values of Sequence:

```
Editor - C:\Users\velic\OneDrive\Desktop\vitis-hls\Assignment_9\MATLAB\imag_matlab.txt
   zff_chu.m × real_matlab.txt × imag_matlab.txt × +
    0.000000
     -0.904442
  3 0.246062
    -0.476993
    0.953811
    0.946779
    0.985667
    -0.224095
    -0.157551
 10 -0.554395
 11 0.627269
 12 0.726799
13 -0.179827
14 -0.742136
15 0.661820
16 0.496734
17 -0.246062
18 0.112767
19 0.999425
20 -0.884241
21 0.992284
22 0.289609
23 0.022599
    0 771665
```


Output File: (data returned by function)


```
B hls_zff_seque... 

□ Synthesis Su...
c zff_chu_tb.cpp
                                                     Co-simulatio...
   1(1,-0)
   2 (0.426597, -0.904442)
   3 (-0.969254, 0.246062)
   4 (0.878907, -0.476993)
   5 (0.300406, 0.953811)
   6 (-0.321885, 0.946779)
   7 (0.168699, 0.985668)
   8 (0.974567, -0.224095)
   9 (-0.987511, -0.15755)
  10 (0.832253, -0.554395)
  11 (0.778803,0.627268)
  12 (0.686849, 0.7268)
  13 (0.983698, -0.179831)
  14 (-0.670248, -0.742137)
  15 (0.749665, 0.661818)
  16 (-0.8679, 0.49674)
  17 (-0.969254, -0.246064)
  18 (-0.993621, 0.112768)
  19 (0.0338971, 0.999425)
  20 (0.467032, -0.88424)
  21 (0.123995, 0.992283)
  22 (-0.957142,0.28962)
  23 (-0.999745, 0.0225983)
  24 (-0.63602, 0.771673)
  25 (0.963444, 0.267911)
  26 (-0.957145, -0.289609)
  27 (0.686848, -0.726801)
  28 (0.995916, 0.0902791)
  29 (0.990819, -0.135193)
  30 (0.0790286, -0.996872)
  31 (-0.670239, 0.742145)
  32 (0.257028, -0.966404)
  33 (A 97/156/ A 22/11)
```

C simulation printed output:


Synthesis Report:






Co-simulation printed output:

Co-simulation Report:



VIVADO:


Block Design: (Vitis IP)



Test Bench:

```
Diagram × zadoff_chu_tb.v × design_1_wrapper.v × Zff_Chu_tb.v × zff_chu.v
 C:/Users/velic/One Drive/Desktop/vitis-hls/Assignment\_9/VIVADO/project\_1/project\_1.srcs/sim\_1/new/zadoff\_chu\_tb.velic/One Drive/Desktop/vitis-hls/Assignment\_9/VIVADO/project\_1/project\_1.srcs/sim\_1/new/zadoff\_chu\_tb.velic/One Drive/Desktop/vitis-hls/Assignment\_9/VIVADO/project\_1/project\_1.srcs/sim\_1/new/zadoff\_chu\_tb.velic/One Drive/Desktop/vitis-hls/Assignment\_9/VIVADO/project\_1/project\_1.srcs/sim\_1/new/zadoff\_chu\_tb.velic/One Drive/Desktop/vitis-hls/Assignment\_9/VIVADO/project\_1/project\_1.srcs/sim\_1/new/zadoff\_chu\_tb.velic/One Drive/Desktop/vitis-hls/Assignment\_9/VIVADO/project\_1/project\_1.srcs/sim\_1/new/zadoff\_chu\_tb.velic/One Drive/Desktop/vitis-hls/Assignment\_9/VIVADO/project\_1/project\_1.srcs/sim\_1/new/zadoff\_chu\_tb.velic/One Drive/Desktop/vitis-hls/Assignment\_9/VIVADO/project\_1/project\_1.srcs/sim\_1/new/zadoff\_chu\_tb.velic/One Drive/Desktop/vitis-hls/Assignment\_9/VIVADO/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project\_1/project
  Q 🕍 🛧 🥕 🐰 🛅 🛍 🗙 // 🖩 🗘
                    `timescale 1ns / 1ps
    2 module zadoff_chu_tb(
                                );
                             reg clk;
                  reg [31:0]length_r_0;
                         wire [63:0]out_stream_TDATA_0;
    8
                         wire out_stream_TVALID_0;
                         reg [31:0]u_0;
 10
                                 wire tlast_TVALID_0;
 11
 12
 13
             design_1_wrapper in1 (.ap_clk_0(clk),
 14
                            .length_r_0(length_r_0),
 15
                               .out_stream_TDATA_0(out_stream_TDATA_0),
                             .out_stream_TVALID_0(out_stream_TVALID_0),
 16
 17
                                 .tlast_TVALID_0(tlast_TVALID_0),
 18
                                  .u_0(u_0));
 19
            always #5 clk=~clk;
 20
 21
22 🖢 initial
23 🗦 begin
 24 clk=0;
25 //ap_rst_n_0=1;
26 length_r_0=139;
                  //ap_rst_n_0=1;
27 | u 0=25;
28 ( end
 29 @ endmodule
 30
```

Simulation Window:




Source: (In Verilog)

```
zadoff_chu_tb.v
              × zff_chu.v
                         × zadoff_chu_tb_behav1.wcfg × zadoff_chu_generator_hls_mul_mul_15ns_
C:/Users/velic/OneDrive/Desktop/vitis-hls/Assignment_9/VIVADO/project_1/project_1.srcs/sources_1/new/zff_chu.v
`timescale 1ns / 1ps
 2 module zadoff_chu(
      input clk,
      input [7:0] u,
     input [7:0] N,
 6
      output reg t_last
   parameter real PI = 3.14159265358979;
     real angle;
10
     real real x;
11
      real imag_x;
      reg[15:0] n r=0;
13
     reg [15:0] n=0;
      reg [15:0] count=0;
15
16 🖨
     always @(posedge clk)
17 ⊖
      begin
18 □ if (n==N)
19 1
     n \le 0;
20 !
      else
      n \le n_r;
21 🖨
22 🖨
      end
23 !
24 🖯 always@(*)
25 🖯 begin
     n_r=n+1;
26 !
27 🖨
     end
28 i
29 🖯
        always @(posedge clk)
30 🖨
       begin
31
       angle = (PI * n * (n + 1) * u) / N;
       real x <= $cos(angle);
33
       imag_x <= -$sin(angle);</pre>
34
35 ⊖
       if (count == N)
36 ⊖
       begin
37 !
       t_last<=1'b1;
38
       count<=1'b0;
       real x <= 1'b0;
40 !
       imag_x <= 1'b0;
41 🖨
        end
42
        else
43 🖯
        begin
44
       t_last=1'b0;
45 🖨
        end
46 ;
        count = count+1'b1;
47 🖨
        end
48 endmodule
49
```

Testbench:

```
zadoff_chu_tb.v × zff_chu.v
                         × Zff_Chu_tb.v × zadoff_chu_tb_behav1.wcfg × zadoff_chu_genera
C:/Users/velic/OneDrive/Desktop/vitis-hls/Assignment\_9/VIVADO/project\_1/project\_1.srcs/sim\_1/new/Zff\_Chu\_tb.v
Q 🛗 ← → 🐰 🛅 🛍 🗡 // 🖩 🗘
 1 timescale 1ns / 1ps
2 module Zff_Chu_tb(
       );
     reg clk;
     reg [7:0] u;
 6
     reg [7:0] N;
 7
     wire t_last;
8
9
    zadoff_chu in1(
10
      .clk(clk),
11
     .u(u),
12
      .N(N),
13 .t_last(t_last)
14 );
15
16 😓
        initial
17 🖯
     begin
18
       clk=0;
19 🖨
       end
20
21 always #5 clk=~clk;
22
23 👨
       initial
24 🖯
      begin
25
       u=25;
26 ;
       N=139;
27 🖨
        end
28
29 🖨 endmodule
30
```

Simulation Window:



Packaging IP:

#

#

#

#

Github:

https://github.com/velicharlagokulkumar/vitis-hls/tree/main/Assignment_9