



Date:03-07-2023

Hls ASSIGNMENT-9

Zadoff-Chu Sequence Generator

Design a digital circuit using RTL and HLS for a Zadoff-Chu sequence generator.

Requirements

- Implement the following equation,
 - $x(m) = e^{j \pi m(m+1)u/L}$;
 - Where,
 - “u” is a sequence ID, possible values are 0 to 31
 - “L” is the length of the sequence, possible values are 139 and 839
 - Both these variables should be taken as an input.
- The input and output buses should use the AXIS interface.
- Implement a pipelined design.
- The implementation should use as minimum resources as possible.

Considerations


- A last signal should be used to indicate the end of the output sequence.
- The design implementation should be targeted on the ZCU111 FPGA board.

Deliverables

- Source code implementation of the design.
- Simulation results.
- Resource utilization report analysis.
- Timing report which contains the latency, interval, throughput and the Fmax of the circuit.
- Documentation detailing the design choices, and performance evaluation.


MATLAB:

SOURCE CODE:



```
Editor - C:\Users\velic\OneDrive\Desktop\vitis-hls\Assignment_9\MATLAB\zff_chu.m
zff_chu.m  real_matlab.txt  imag_matlab.txt  +
1 -      seq = z adoffChuSeq(25,139);
2 -      X=real(seq);
3 -      Y=imag(seq);
4 -      file1 = fopen('real_matlab.txt', 'w');
5 -      fprintf(file1, '%f\n', X);
6 -      fclose(file1);
7 -      %disp(X);
8 -      file2 = fopen('imag_matlab.txt', 'w');
9 -      fprintf(file2, '%f\n', Y);
10 -     fclose(file2);
11 -     disp(seq);
```

Output: (Zadoff- chu sequence)



```
Command Window
>> zff_chu
    1.0000 + 0.0000i
    0.4266 - 0.9044i
   -0.9693 + 0.2461i
    0.8789 - 0.4770i
    0.3004 + 0.9538i
   -0.3219 + 0.9468i
    0.1687 + 0.9857i
    0.9746 - 0.2241i
   -0.9875 - 0.1576i
    0.8323 - 0.5544i
    0.7788 + 0.6273i
    0.6869 + 0.7268i
    0.9837 - 0.1798i
   -0.6702 - 0.7421i
    0.7497 + 0.6618i
   -0.8679 + 0.4967i
   -0.9693 - 0.2461i
   -0.9936 + 0.1128i
    0.0339 + 0.9994i
    0.4670 - 0.8842i
    0.1240 + 0.9923i
   -0.9571 + 0.2896i
   -0.9997 + 0.0226i
   -0.6360 + 0.7717i
    0.9634 + 0.2679i
   -0.9571 - 0.2896i
```

HLS:

Design:

Main function: (Sequence Generator)

```
zff_chu.cpp  zff_chu_tb.cpp  _csim.log  Synthesis Summary(solution1)
1  #include <hls_stream.h>
2  #include <math.h>
3  #include <complex>
4  using namespace std;
5
6  typedef complex <float> data_stream;
7  void zadoff_chu_generator_hls(hls::stream<data_stream>& out_stream, int length, int u, hls::stream<bool> &tlast) {
8  #pragma HLS INTERFACE mode=axis register_mode=off port=tlast
9  #pragma HLS INTERFACE mode=axis register_mode=off port=out_stream
10     data_stream out_data;
11
12     for (int m = 0; m < length; m++) {
13         #pragma HLS PIPELINE II=1
14         float angle = M_PI * m * (m + 1) * u / length;
15         float real = cos(angle);
16         float imag = -sin(angle);
17         out_stream.write(complex<float>(real, imag));
18     }
19     tlast.write(1);
20 }
21 |
```

Self-checking Test Bench:

```
hls_zff_seque...  zff_chu_tb.cpp  Synthesis Su...  Co-simulatio...  real_matlab.txt  Synthesis Det...  Synthesis Det...  Syn
1  #include <iostream>
2  #include <hls_stream.h>
3  #include <math.h>
4  #include <complex>
5  using namespace std;
6  #include <fstream>
7
8  typedef complex <float> data_stream;
9
10 void zadoff_chu_generator_hls(hls::stream<data_stream>& out_stream, int length, int u, hls::stream<bool> &tlast);
11 int main() {
12     const int LENGTH = 139;
13     const int U = 25;
14
15     double arr1[LENGTH];
16     double arr2[LENGTH];
17     data_stream arr3[LENGTH];
18     int threshold = 5;
19     int flag=0;
20     hls::stream<data_stream> out_stream;
21     hls::stream<bool> t_last;
22
23     ifstream File1("real_matlab.txt");
24     for (int i = 0; i < LENGTH; i++){
25         File1>>arr1[i];
26     }
27     File1.close();
28
29     ifstream File2("imag_matlab.txt");
30     for (int i = 0; i < LENGTH; i++){
31         File2>>arr2[i];
32     }
33     File2.close();
34
35     zadoff_chu_generator_hls(out_stream, LENGTH, U, t_last);
```


```

36
37 ofstream File5("hls_zff_sequence.txt");
38 for (int i = 0; i < LENGTH; i++){
39     arr3[i] = out_stream.read();
40     File5 << arr3[i]<<endl;
41 }
42 File5.close();
43
44 ofstream File3("generator_real.txt");
45 for (int i = 0; i < LENGTH; i++){
46     File3<<arr3[i].real()<<endl;
47 }
48 File3.close();
49
50 ofstream File4("generator_imag.txt");
51 for (int i = 0; i < LENGTH; i++){
52     File4<<arr3[i].imag()<<endl;
53 }
54 File4.close();
55
56 for (int i = 0; i < LENGTH; i++) {
57     float absoluteDiff = abs(arr1[i] - arr3[i].real());
58     float thresholdValue = (threshold * abs(arr1[i])) / 100;
59     if (absoluteDiff > thresholdValue) {
60         cout << "Sample " << i << " exceeds the threshold: " << arr1[i] << ", " << arr3[i].real()<< endl;
61         flag=1;
62     }
63 }
64
65 if(flag==1)
66 {
67     cout<<"Few Samples are exceeded the threshold when compared with MATLAB reference output"<<endl;
68 }
69 else
70 {
71     cout<<"All Samples are within the tolerance band when compared with MATLAB reference output"<<endl;
72 }
73
74 return 0;
75 }
76

```

Input Files: (golden data from MATLAB)

Real Values of Sequence:



```

Editor - C:\Users\velic\OneDrive\Desktop\vitis-hls\Assignment_9\MATLAB\real_matlab.txt
zff_chu.m x real_matlab.txt x imag_matlab.txt x +
1 1.000000
2 0.426597
3 -0.969254
4 0.878907
5 0.300406
6 -0.321885
7 0.168700
8 0.974567
9 -0.987511
10 0.832254
11 0.778803
12 0.686850
13 0.983698
14 -0.670250
15 0.749663
16 -0.867903
17 -0.969254
18 -0.993622
19 0.033896
20 0.467031
21 0.123988
22 -0.957145
23 -0.999745
24 -0.636030

```

Imaginary Values of Sequence:

```
Editor - C:\Users\velic\OneDrive\Desktop\vitis-hls\Assignment_9\MATLAB\imag_matlab.txt
zff_chu.m x real_matlab.txt x imag_matlab.txt x +
1 0.000000
2 -0.904442
3 0.246062
4 -0.476993
5 0.953811
6 0.946779
7 0.985667
8 -0.224095
9 -0.157551
10 -0.554395
11 0.627269
12 0.726799
13 -0.179827
14 -0.742136
15 0.661820
16 0.496734
17 -0.246062
18 0.112767
19 0.999425
20 -0.884241
21 0.992284
22 0.289609
23 0.022599
24 0.771665
```

Output File: (data returned by function)

```
zff_chu_tb.cpp hls_zff_seque... Synthesis Su... Co-simulatio...
1 (1, -0)
2 (0.426597, -0.904442)
3 (-0.969254, 0.246062)
4 (0.878907, -0.476993)
5 (0.300406, 0.953811)
6 (-0.321885, 0.946779)
7 (0.168699, 0.985668)
8 (0.974567, -0.224095)
9 (-0.987511, -0.15755)
10 (0.832253, -0.554395)
11 (0.778803, 0.627268)
12 (0.686849, 0.7268)
13 (0.983698, -0.179831)
14 (-0.670248, -0.742137)
15 (0.749665, 0.661818)
16 (-0.8679, 0.49674)
17 (-0.969254, -0.246064)
18 (-0.993621, 0.112768)
19 (0.0338971, 0.999425)
20 (0.467032, -0.88424)
21 (0.123995, 0.992283)
22 (-0.957142, 0.28962)
23 (-0.999745, 0.0225983)
24 (-0.63602, 0.771673)
25 (0.963444, 0.267911)
26 (-0.957145, -0.289609)
27 (0.686848, -0.726801)
28 (0.995916, 0.0902791)
29 (0.990819, -0.135193)
30 (0.0790286, -0.996872)
31 (-0.670239, 0.742145)
32 (0.257028, -0.966404)
33 (0.974567, 0.771665)
```

C simulation printed output:

```
zff_chu_tb.cpp _csim.log Synthesis Summary(solution1) Co-simulation Report(solution1) real_matlab.txt
1[INFO: [SIM 2] ***** CSIM start *****
2INFO: [SIM 4] CSIM will launch GCC as the compiler.
3  Compiling ../../Sources/zff_chu_tb.cpp in debug mode
4  Compiling ../../Sources/zff_chu.cpp in debug mode
5  Generating csim.exe
6All Samples are within the tolerance band when compared with MATLAB reference output
7WARNING [HLS SIM]: hls::stream 'hls::stream<bool, 0>' contains leftover data, which may result in RTL simulation hanging.
8INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 139
9INFO: [SIM 1] CSim done with 0 errors.
10INFO: [SIM 3] ***** CSIM finish *****
11
```

Synthesis Report:

zff_chu_tb.cpp _csim.log Synthesis Summary(solu... Co-simulation Report(so... real_matlab.txt Synthesis Details(solutio... Synthesis Details(solutio... Synthesis Details(solutio...

project_39/testbench/zff_chu_tb.cpp

Synthesis Summary Report of 'zadoff_chu_generator_hls'

General Information

Date:	Sat Jul 1 08:58:06 2023	Solution:	solution1 (Vivado IP Flow Target)
Version:	2022.2 (Build 3670227 on Oct 13 2022)	Product family:	zynqplus
Project:	project_39	Target device:	xczu7ev-ffvc1156-2-e

Timing Estimate

Target	Estimated	Uncertainty
10.00 ns	7.042 ns	2.70 ns

Performance & Resource Estimates

Modules & Loops

Module/Loop	Issue Type	Violation Type	Distance	Slack	Latency(cycles)	Latency(ns)	Iteration Latency	Interval	Trip Count	Pipelined	BRAM	DSP	FF	LUT	UR
zadoff_chu_generator_hls_Pipeline_VITIS_LOOP_12_1	-	-	-	-	-	-	-	-	-	no	0	57	4596	6079	-
VITIS_LOOP_12_1	-	-	-	-	-	-	-	53	1	-	yes	-	-	-	-
sin_or_cos_float_s	-	-	-	-	10	100.000	-	1	-	yes	0	12	1541	2649	-
sin_or_cos_float_s	-	-	-	-	10	100.000	-	1	-	yes	0	12	1541	2649	-

Performance Pragma

Module/Loop	Target TI(cycles)	TI(cycles)	TI met
zadoff_chu_generator_hls	-	-	-
zadoff_chu_generator_hls_Pipeline_VITIS_LOOP_12_1	-	-	-
VITIS_LOOP_12_1	-	-	-
sin_or_cos_float_s	-	-	-
sin_or_cos_float_s	-	-	-

HW Interfaces

AXIS

Interface	Register Mode	TDATA	TREADY	TVALID
out_stream	off	64	1	1
tlast	off	8	1	1

Other Ports

Interface	Mode	Bitwidth
length_r	ap_none	32
u	ap_none	32

TOP LEVEL CONTROL

Interface	Type	Ports
ap_clk	clock	ap_clk
ap_rst_n	reset	ap_rst_n
ap_ctrl	ap_ctrl_hs	ap_done ap_idle ap_ready ap_start

SW I/O Information

Top Function Arguments

Argument	Direction	Datatype
out_stream	out	stream<std::complex<float> 0>&
length	in	int
u	in	int
tlast	out	stream<bool 0>&

SW-to-HW Mapping

Argument	HW Interface	HW Type
out_stream	out_stream	interface
length	length_r	port
u	u	port
tlast	tlast	interface

Pragma Report

Valid Pragma Syntax

Type	Options	Location	Function
interface	mode=axis register_mode=off port=tlast	project_39/Sources/zff_chu.cpp:8	zadoff_chu_generator_hls
interface	mode=axis register_mode=off port=out_stream	project_39/Sources/zff_chu.cpp:9	zadoff_chu_generator_hls
pipeline	II=1	project_39/Sources/zff_chu.cpp:13	zadoff_chu_generator_hls

Bind Op Report

No filter settings

Name	DSP	Pragma	Variable	Op	Impl	Latency
zadoff_chu_generator_hls	57					
zadoff_chu_generator_hls.Pipeline_VITIS_LOOP_12_1	57					
VITIS_LOOP_12_1						
m_2_fu_162_p2	-		m_2	add	fabric	0
dmul_64ns_64ns_64_5_max_dsp_1_U24	11		mul2	dmul	maxdsp	4
dmul_64ns_64ns_64_5_max_dsp_1_U25	11		mul2	dmul	maxdsp	4
dmul_64ns_64ns_64_5_max_dsp_1_U26	11		mul4	dmul	maxdsp	4
ddiv_64ns_64ns_64_22_no_dsp_1_U27	-		div	ddiv	fabric	21
sin_or_cos_float_s	12					
sin_or_cos_float_s	12					

Co-simulation printed output:

```

////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "125000"
// RTL Simulation : 1 / 1 [n/a] @ "2105000"
////////////////////////////////////////////////////////////////
$finish called at time : 2165 ns : File "C:/Users/velic/OneDrive/Desktop/vitis-hls/Assignment_9/HLS/project_39/solution1/sim/verilog/zadoff_chu_generator_hls.autotb.v" Li
## quit
INFO: [Common 17-206] Exiting xsim at Sat Jul 1 13:03:15 2023...
INFO: [COSIM 212-316] Starting C post checking ...
All Samples are within the tolerance band when compared with MATLAB reference output
WARNING [HLS SIM]: hls::stream 'hls::stream<bool, 0>' contains leftover data, which may result in RTL simulation hanging.
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 139
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calcul
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 229.744 seconds; current allocated memory: 8.480 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 3 seconds. Total elapsed time: 243.895 seconds; peak allocated memory: 113.258 MB.
Finished C/RTL cosimulation.

```


Co-simulation Report:

zff_chu_tb.cpp

_csim.log

Synthesis Summary(solu...

Co-simulation Report(so...

real_matlab.txt

Synthesis Details(solutio...

Synthesis Details(solutio...

Synthesis Details(solutio...

Cosimulation Report for 'zadoff_chu_generator_hls'

General Information

Date: Sat Jul 1 09:03:20 IST 2023

Version: 2022.2 (Build 3670227 on Oct 13 2022)

Project: project_39

Status: Pass

Solution: solution1 (Vivado IP Flow Target)

Product family: zynqplus

Target device: xczu7ev-ffvc1156-2-e

Cosim Options

Tool: Vivado XSIM

RTL: Verilog


Performance Estimates

🔍 ⚙️ 🔄 📄

Modules & Loops	Avg II	Max II	Min II	Avg Latency	Max Latency	Min Latency
▼ zadoff_chu_generator_hls				196	196	196
▼ zadoff_chu_generator_hls_Pipeline_VITIS_LOOP_12_1				190	190	190
▼ VITIS_LOOP_12_1				191	191	191
• sin_or_cos_float_s	1	1	1	10	10	10
• sin_or_cos_float_s	1	1	1	10	10	10

VIVADO:

Block Design: (Vitis IP)






Test Bench:

```
Diagram x zadoff_chu_tb.v x design_1_wrapper.v x Zff_Chru_tb.v x zff_chu.v x
C:/Users/velic/OneDrive/Desktop/vitis-hls/Assignment_9/VIVADO/project_1/project_1.srscs/sim_1/new/zadoff_chu_tb.v


1  `timescale 1ns / 1ps
2  module zadoff_chu_tb(
3      );
4
5      reg clk;
6      reg [31:0]length_r_0;
7      wire [63:0]out_stream_TDATA_0;
8      wire out_stream_TVALID_0;
9      reg [31:0]u_0;
10     wire tlast_TVALID_0;
11
12
13     design_1_wrapper in1 (.ap_clk_0(clk),
14         .length_r_0(length_r_0),
15         .out_stream_TDATA_0(out_stream_TDATA_0),
16         .out_stream_TVALID_0(out_stream_TVALID_0),
17         .tlast_TVALID_0(tlast_TVALID_0),
18         .u_0(u_0));
19
20     always #5 clk=~clk;
21
22     initial
23     begin
24         clk=0;
25         //ap_rst_n=1;
26         length_r_0=139;
27         u_0=25;
28     end
29 endmodule
30
```

Simulation Window:



Decimal representation: 0.42659714818
 Value actually stored in float: 0.42659714818001
 Error due to conversion: 1.1e-15
 Binary Representation: 00111110110110100000000000000000
 Hexadecimal Representation: 0x3eda6af1


Decimal representation: -0.904441714287
 Value actually stored in float: -0.90444171428680419
 Error due to conversion: 1.1e-15
 Binary Representation: 10111111011001111000000000000000
 Hexadecimal Representation: 0xbf67897e



Output File: (data returned by function)

```
1 (1, -0)
2 (0.426597, -0.904442)
3 (-0.969254, 0.246062)
```


Source: (In Verilog)



The screenshot shows a Verilog code editor with four tabs: `zadoff_chu_tb.v`, `zff_chu.v`, `zadoff_chu_tb_behav1.wcfg`, and `zadoff_chu_generator_hls_mul_mul_15ns_`. The active tab is `zff_chu.v`, which contains the Verilog code for the `zadoff_chu` module. The code is as follows:



```
1  `timescale 1ns / 1ps
2  module zadoff_chu(
3      input clk,
4      input [7:0] u,
5      input [7:0] N,
6      output reg t_last
7  );
8      parameter real PI = 3.14159265358979;
9      real angle;
10     real real_x;
11     real imag_x;
12     reg[15:0] n_r=0;
13     reg [15:0] n=0;
14     reg [15:0] count=0;
15
16     always @(posedge clk)
17     begin
18         if(n==N)
19             n<=0;
20         else
21             n<=n_r;
22         end
23
24     always@(*)
25     begin
26         n_r=n+1;
27     end
28
29     always @(posedge clk)
30     begin
31         angle = (PI * n * (n + 1)* u) / N;
32         real_x <= $cos(angle);
33         imag_x <= -$sin(angle);
34
35         if(count==N)
36         begin
37             t_last<=1'b1;
38             count<=1'b0;
39             real_x<=1'b0;
40             imag_x<=1'b0;
41         end
42         else
43         begin
44             t_last=1'b0;
45         end
46         count = count+1'b1;
47     end
48 endmodule
49
```

Testbench:



```
1  `timescale 1ns / 1ps
2  module Zff_Chru_tb(
3      );
4      reg clk;
5      reg [7:0] u;
6      reg [7:0] N;
7      wire t_last;
8
9      zadoff_chu in1(
10         .clk(clk),
11         .u(u),
12         .N(N),
13         .t_last(t_last)
14     );
15
16     initial
17     begin
18         clk=0;
19     end
20
21     always #5 clk=~clk;
22
23     initial
24     begin
25         u=25;
26         N=139;
27     end
28
29 endmodule
30
```

Simulation Window:



Output File: (data returned by function)

zff_chu_tb.cpp


hls_zff_seque...

Synthesis Su...

1 (1, -0)

2 (0.426597, -0.904442)

3 (-0.969254, 0.246062)



Packaging IP:

#

Github:

https://github.com/velicharlagokulkumar/vitis-hls/tree/main/Assignment_9