



---

Date:06-04-2023

## Hls ASSIGNMENT-6

Implement a 16bit shift register in HLS. The module should take 3 inputs: 16bit data value, 16bit shift value, and 1 bit left or right shift flag. Shift value is the value by which you need to shift (in the direction denoted by shift flag) the data value and produce the output (also 16bit). Implement it in the most efficient manner possible with what you have learned till now. Do C simulation, synthesis and C/RTL co-simulation like other assignments. The testbench should be a self-checking testbench.

The purpose of this assignment is to familiarise you with LOOP\_PIPELINE and LOOP\_UNROLL pragmas.

## Design:

Main function:

```
_csim.log  Synthesis Summary(solution1)  Schedule Viewer(solution1)  shift_reg.cpp  ⌕
1 #include<hls_stream.h>
2 #include <ap_int.h>
3 typedef ap_uint<16> size;
4 void shift_register(hls::stream<size> &data_in, size shift_value, bool shift_flag,
5                    hls::stream<size> &data_out) {
6     #pragma HLS INTERFACE mode=axis port=data_out register
7     #pragma HLS INTERFACE mode=axis port=data_in register
8
9     size dout[16];
10    #pragma HLS ARRAY_PARTITION dim=1 factor=16 type=block variable=dout
11    size din[16];
12    #pragma HLS ARRAY_PARTITION dim=1 factor=16 type=block variable=din
13
14    for (int i = 0; i < 16; i++) {
15        #pragma HLS UNROLL
16        din[i]=data_in.read();
17    }
18    if (shift_flag) { //Right shift
19        for (int i = 0; i < 16; i++) {
20            // #pragma HLS PIPELINE
21            #pragma HLS UNROLL
22            int shift_index = i - shift_value;
23            if (shift_index < 0) {
24                dout[i] = din[16 + shift_index];
25            } else {
26                dout[i] = din[shift_index];
27            }
28        }
29    } else {
30        for (int i = 0; i < 16; i++) {
31            // #pragma HLS PIPELINE
32            #pragma HLS UNROLL
33            int shift_index = i + shift_value;
34            if (shift_index >= 16) {
35                dout[i] = din[shift_index - 16];
36            } else {
37                dout[i] = din[shift_index];
38            }
39        }
40    }
41
42    for (int i = 0; i < 16; i++) {
43        #pragma HLS UNROLL
44        data_out.write(dout[i]);
45    }
46 }
47
```

## Self-checking Test Bench:

```
_csim.log  Synthesis Summary(solution1)  Schedule Viewer(solution1)  shift_reg.cpp  shift_reg_tb.cpp x
1 #include<hls_stream.h>
2 #include <ap_int.h>
3 #include <iostream>
4 #include <fstream>
5 using namespace std;
6
7 typedef ap_uint<16> size;
8
9 void shift_register(hls::stream<size> &data_in, size shift_value, bool shift_flag,
10                    hls::stream<size> &data_out);
11 int main()
12 {
13     hls::stream<size> data_in;
14     size shift_value;
15     hls::stream<size> data_out;
16
17     size data[8][34];
18     size dout[8][34];
19     bool shift_flag=0;
20     int i=0,j=0,k=0,flag=0,count=0;
21     FILE *fp;
22
23     ifstream inputFile("shift_reg_input.dat");
24
25     for (int i = 0; i < 8; i++) {
26         for (int j = 0; j < 34; j++) {
27             inputFile >> data[i][j];
28         }
29     }
30
31     inputFile.close();
32
33     ifstream outputFile("output.dat");
34
35     for(int i=0;i<8;i++){
36         shift_value=data[i][16];
37         shift_flag=data[i][17];
38         for(int j=0;j<16;j++){
39             data_in.write(data[i][j]);
40         }
41
42         shift_register(data_in,shift_value,shift_flag,data_out);
43
44         fp=fopen("output.dat","w");
45         for(int k=0;k<16;k++){
46             dout[i][k]= data_out.read();
47         }
48     }
49
50     for (int i = 0; i < 8; i++) {
51         for (int j = 0; j < 16; j++){
52             if(dout[i][j]==data[i][j+18]){
53                 count++;
54             }
55         }
56         if(count==16)
57         {
58             fprintf(fp,"%s\n","Test Passed");
59         }
60         else
61         {
62             fprintf(fp,"%s\n","Test Failed!");
63             flag=1;
64         }
65         count=0;
66     }
67     fclose(fp);
68
69     if(flag==0){
70         std::cout<<"all the read input sets passed"<<std::endl;
```

```

71     }
72     else{
73         std::cout<<"few read input sets were not passed"<<std::endl;
74     }
75     return 0;
76 }
77
78

```

## Input File:

_csim.log	Synthesis Summary(solution1)	shift_reg_input.dat	Schedule Viewer(solution1)
1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1	3 1	0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0	
2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1	2 1	1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
3 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0	1 1	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1	
4 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0	4 1	1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
5 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0	5 0	0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0	
6 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0	6 0	0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0	
7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1	3 0	0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0	
8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1	2 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0	

Input 16-bit data

Shift value

Shift direction  
(left=0/right=1)

Reference 16-bit data  
(golden response)

## C simulation printed output:

```

1 INFO: [SIM 2] ***** CSIM start *****
2 INFO: [SIM 4] CSIM will launch GCC as the compiler.
3   Compiling ../../../../../../OneDrive/Desktop/vitis/shift_reg_tb.cpp in debug mode
4   Generating csim.exe
5 all the read input sets passed
6 INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 16
7 INFO: [SIM 1] CSim done with 0 errors.
8 INFO: [SIM 3] ***** CSIM finish *****
9

```

## Output File:

Explorer

- shift\_reg.cpp
- Test Bench
  - input2.dat
  - shift\_reg\_input.dat
  - shift\_reg\_tb.cpp
- solution1
  - constraints
  - csim
    - build
      - csim.exe
      - csim.mk
      - input2.dat
      - Makefile.rules
      - output.dat
      - run\_sim.tcl
      - shift\_reg\_input.dat

\_csim.log

```

1 Test Passed
2 Test Passed
3 Test Passed
4 Test Passed
5 Test Passed
6 Test Passed
7 Test Passed
8 Test Passed
9

```

# Synthesis Report:

Synthesis Summary Report of 'shift\_register'

General Information

Date:Thu Apr 6 11:22:21 2023

Version:2022.2 (Build 3670227 on Oct 13 2022)

Project:project\_25

Solution:solution1 (Vivado IP Flow Target)

Product family:zynq

Target device:xc7z020-clg484-1

Timing Estimate

Target	Estimated	Uncertainty
10.00 ns	4.604 ns	2.70 ns

Performance & Resource Estimates

</



## Cosimulation printed output:

```
Compiling module xil_defaultlib.apatb_shift_register_top
Compiling module work.glbl
Built simulation snapshot shift_register

***** xsim v2022.2 (64-bit)
***** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
***** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
***** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/shift_register/xsim_script.tcl
# xsim {shift_register} -autoloadwcfg -tclbatch {shift_register.tcl}
Time resolution is 1 ps
source shift_register.tcl
## run all
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
//
// RTL Simulation : 0 / 8 [0.00%] @ "125000"
find kernel block.
// RTL Simulation : 1 / 8 [100.00%] @ "465000"
// RTL Simulation : 2 / 8 [100.00%] @ "785000"
// RTL Simulation : 3 / 8 [100.00%] @ "1105000"
// RTL Simulation : 4 / 8 [100.00%] @ "1425000"
// RTL Simulation : 5 / 8 [100.00%] @ "1745000"
// RTL Simulation : 6 / 8 [100.00%] @ "2065000"
// RTL Simulation : 7 / 8 [100.00%] @ "2385000"
// RTL Simulation : 8 / 8 [100.00%] @ "2705000"
$finish called at time : 2765 ns : File "C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_25/solution1/sim/verilog/shift_register.autotb.v" Line 367
## quit
INFO: [Common 17-206] Exiting xsim at Thu Apr 6 11:28:45 2023...
INFO: [COSIM 212-316] Starting C post checking ...
all the read input sets passed
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 16
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 87.919 seconds; current allocated memory: 13.168 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 100.671 seconds; peak allocated memory: 109.113 MB.
Finished C/RTL cosimulation.
```

## Cosimulation Report:

Cosimulation Report for 'shift\_register'

General Information

Date: Thu Apr 6 11:28:52 IST 2023

Version: 2022.2 (Build 3670227 on Oct 13 2022)

Project: project\_25

Status: Pass

Solution: solution1 (Vivado IP Flow Target)

Product family: zynq

Target device: xc7z020-clg484-1

Cosim Options

Tool: Vivado XSIM

RTL: Verilog

Performance Estimates

Modules & Loops	Avg II	Max II	Min II	Avg Latency	Max Latency	Min Latency
• shift_register	32	33	32	31	32	31

Github:

[https://github.com/velicharlagokulkumar/vitis-hls/tree/main/project\\_25](https://github.com/velicharlagokulkumar/vitis-hls/tree/main/project_25)