Indian Institute of Technology Hyderabad

Email: velicharla@outlook.com



Date:27-11-2022

RTL ASSIGNMENT-1

Design an 8-bit down counter. The count value is loaded from 'in' input on a positive clock edge when 'latch' input is high. Count value is decremented by 1 on a positive clock edge while 'dec' input is high. Stop decrementing at 0 and raise 'zero' flag output active high whenever count value is 0. 'latch' input has priority over 'dec' input. Whenever 'divide-by-two' input is high and 'latch' input is low and 'dec' input is low (both dec and divide-by-two will never be high at the same time), divide the current contents of the counter by 2.

Module code:

```
`timescale 1ns / 1ps
 2 \(\begin{align*} \text{module down_counter(counter,zero_flag,clk,COUNT_IN,latch,dec,divide_by_two);} \)
 3 input clk, latch, dec, divide by two;
     input [7:0] COUNT IN;
    output [7:0] counter;
 6 | output reg zero flag=0;
 7
     reg [7:0] counter_down=0;
 8
 9 - always @ (posedge clk)
10 🖯 begin
11
12 if (latch)
13 \(\hat{\text{o}}\) counter_down <= COUNT_IN;
14
15 if (dec&latch==0)
16 if (counter_down==0)
17 ♥ begin
18 | zero_flag=1;
19 🖨 end
20 | else
21 🖯 begin
   counter down <= counter down-1;
23 | zero flag=0;
24 🖨 end
25
26 - if (divide by two&latch==0&dec==0)
27 d counter_down <= counter_down/2;
28 A end
29
30 | assign counter = counter_down;
31 endmodule
```


Test Bench code:

```
1 
module downcounter_testbench();
 2 | reg clk, latch, dec, divide by two;
 3 | reg [7:0]COUNT_IN;
 4 | wire [7:0] counter;
 5 | wire zero_flag;
 6 down_counter_dut(counter,zero_flag,clk,COUNT_IN,latch,dec,divide_by_two);
 7
 8 \bigcirc initial begin
 9 COUNT IN=16;
10 clk=0;
11 | forever #5 clk=~clk;
12 @ end
13
14 🖯 initial begin
15 | latch=0;
16 #20;
17 | latch=1;
18 | #20;
19 | latch=0;
20 | #50
21 | latch=1;
22 #20
23 | latch=0;
24 #200
25 | latch=1;
26 : #20
27 | latch=0;
28 🖨 end
29 !
30 🖯 initial begin
31 dec=0;
32 | divide_by_two =0;
33 | #30
34 | dec=1;
35 | #20
36 dec=0;
37 divide_by_two=1;
38 : #40
39 divide_by_two=0;
40 #60
41 | divide_by_two=1;
42 | #20
43 divide_by_two=0;
44 | dec=1;
45 end
47 @ endmodule
```

Github link for codes:

https://github.com/velicharlagokulkumar/vivado/tree/main/Assignment 1

Schematic Diagram:



Timing Diagram:

