




Date:10-12-2022


## RTL ASSIGNMENT-2

The assignment is to generate Fibonacci sequence using addition and store it in a true dual port standalone block memory generator IP from Xilinx. The flow should be such that you generate an entry in the Fibonacci sequence and then you store it in the memory one after another. The memory can be treated as cyclic, i.e., once you have used the entire memory, you can wrap around and start writing from 0<sup>th</sup> address again. Use appropriate clock (using Xilinx clocking wizard IP, and use the clock available on the FPGA as source clock for the clocking wizard) frequency so that the memory doesn't get filled too quickly. Try to implement a pipelined module. Simulate and verify the functionality. Now, connect system ILA IP to the block memory generator ports to observe the working on the board. Synthesize, implement and generate the bitstream for a board that is available for use. Run it on the board and see if you're able to observe data being written to the memory.

### Module code:



Hierarchy



IP Sources

vio\_wrapper.v

x top\_module.v

x top\_bram.v

x hw\_vios

x hw\_ila\_1

x

C:/Users/velic/OneDrive/Desktop/counter\_1\_10/counter\_1\_10.srscs/sources\_1/new/vio\_wrapper.v



```
1 `timescale 1ns / 1ps
2 module vio_wrapper(
3     input clk
4 );
5     wire reset;
6     wire [31:0] sum;
7     vio_0 in6 (
8         .clk(clk),           // input wire clk
9         .probe_in0(sum) ,    // input wire [7 : 0] probe_in0
10        .probe_out0(reset) // output wire [0 : 0] probe_out0
11    );
12    top_module(.clk_125M(clk),.reset(reset),.sum(sum));
13 endmodule
14
```

top\_module.v

C:/Users/velic/OneDrive/Desktop/counter\_1\_10/counter\_1\_10.srscs/sources\_1/new/top\_module.v



```
1 `timescale 1ns / 1ps
2 module top_module(
3     input clk_125M,
4     input reset,
5     //output [7:0] count,
6     output [31:0] sum
7 );
8     wire clk_5M,clk_1H;
9     clk_wiz_0 in1
10    (
11        // Clock out portss
12        .clk_out1(clk_5M),    // output clk_out1
13        // Clock in ports
14        .clk_in1(clk_125M)    // input clk_in1
15    );
16    clk_divider in2(.clk_in(clk_5M),.divided_clk(clk_1H));
17    //counter in3(.counter_clk(clk_1H),.reset(reset),.count(count));
18
19    top_bram in3(.clk(clk_1H),.clk2(clk_125M),.rst(reset),.sum(sum));
20 endmodule
21
```

top\_module.v x clk\_divider.v x

C:/Users/velic/OneDrive/Desktop/counter\_1\_10/counter\_1\_10.srscs/sources\_1/new/clk\_divider.v



```
1 `timescale 1ns / 1ps
2 module clk_divider
3 #(
4     parameter div_value=2499999
5 )
6 (
7     input clk_in,
8     output reg divided_clk=0
9 );
10 reg [31:0] count_next=0, count_reg=0;
11 always@(posedge clk_in)
12 begin
13     if(count_next==div_value)
14         count_reg<=0;
15     else
16         count_reg<=count_next;
17     end
18     always@(*)
19     count_next=count_reg+1;
20     always@(posedge clk_in)
21     begin
22         if(count_next==div_value)
23             divided_clk<=~divided_clk;
24         else
25             divided_clk<=divided_clk;
26     end
27 endmodule
28
```

top\_module.v x clk\_divider.v x top\_bram.v x

C:/Users/velic/OneDrive/Desktop/counter\_1\_10/counter\_1\_10.srscs/sources\_1/new/top\_bram.v



```
1 `timescale 1ns / 1ps
2 module top_bram(
3     input clk,
4     input clk2,
5     input rst,
6     output [31:0] sum
7 );
8
9     reg [31:0] addr_next;
10     wire [31:0] douta;
11     wire [31:0] doutb;
12     reg [31:0] dina=0;
13     reg [31:0] dinb=1;
14     reg wea=1;
15     reg web=1;
16     reg [6 : 0] addra=0;
17     reg [6 : 0] addrb=1;
18     //reg [31:0] ram[63:0];
19
20     always@(posedge clk)
21     begin
22         addra<=addr_next;
23         addrb<=addr_next+1;
24     end
25     always@(*)
26     begin
27         if(addra==49)
28             addr_next=0;
29         else
30             addr_next=addra+1;
31     end
32
```

```

33 blk_mem_gen_0 in4 (
34     .clka(clk),    // input wire clka
35     .wea(wea),     // input wire [0 : 0] wea
36     .addra(addra), // input wire [6 : 0] addra
37     .dina(dina),   // input wire [31 : 0] dina
38     .douta(douta), // output wire [31 : 0] douta
39     .clkb(clk),    // input wire clkb
40     .web(web),     // input wire [0 : 0] web
41     .addrb(addrb), // input wire [6 : 0] addrb
42     .dinb(dinb),   // input wire [31 : 0] dinb
43     .doutb(doutb)  // output wire [31 : 0] doutb
44 );
45 always @ (posedge clk)
46 begin
47     if (rst==1'b1)
48     begin
49         dina<= 1'b0; //PREVIOUS VALUE
50         dinb<= 1'b1; //CURRENT VALUE
51     end
52     else if (clk==1)
53     begin
54         dina<=dinb;
55         dinb<=dina+dinb;
56     end
57 end
58 assign sum=dina;
59
60 ila_0 in5 (
61     .clk(clk2), // input wire clk
62
63
64     .probe0(clk),
65     .probe1(rst), // input wire [0:0] probe0
66     .probe2(addra), // input wire [5:0] probe1
67     .probe3(douta) // input wire [31:0] probe2
68 );
69 endmodule
70

```

## Test Bench code:

The first IDE window displays the Sources panel on the left and the brom\_tb.v test bench code on the right.

**Sources Panel:**

- Design Sources (1)
  - vio\_wrapper (vio\_wrapper.v) (2)
    - in6: vio\_0 (vio\_0.xci)
  - top\_module: top\_module (top\_module.v) (3)
    - in1: clk\_wiz\_0 (clk\_wiz\_0.xci)
    - in2: clk\_divider (clk\_divider.v)
    - in3: top\_bram (top\_bram.v) (2)
      - in4: blk\_mem\_gen\_0 (blk\_mem\_gen\_0.xci)
      - in5: ila\_0 (ila\_0.xci)
- Constraints (1)
  - constrs\_1 (1)
    - counter\_const.xdc
- Simulation Sources (5)
  - sim\_1 (5)
    - brom\_tb (brom\_tb.v) (1)
      - tb3: top\_bram (top\_bram.v) (2)
    - vio\_wrapper (vio\_wrapper.v) (2)
      - in6: vio\_0 (vio\_0.xci)
      - top\_module: top\_module (top\_module.v) (3)
    - clock\_tb (clk\_tb.v) (1)
    - fibonacci (fibonacci.v) (1)
    - Waveform Configuration File (1)
- Utility Sources (1)

**brom\_tb.v Code:**

```
1 `timescale 1ns / 1ps
2 module brom_tb(
3 );
4     reg clk=0;
5     wire [31:0] fibout;
6     top_bram tb3(.clk(clk),.sum(fibout));
7     always #5 clk=~clk;
8 endmodule
9
```


The second IDE window displays the Sources panel on the left and the clock\_tb.v test bench code on the right.

**Sources Panel:**


- Design Sources (1)
  - vio\_wrapper (vio\_wrapper.v) (2)
    - in6: vio\_0 (vio\_0.xci)
  - top\_module: top\_module (top\_module.v) (3)
    - in1: clk\_wiz\_0 (clk\_wiz\_0.xci)
    - in2: clk\_divider (clk\_divider.v)
    - in3: top\_bram (top\_bram.v) (2)
      - in4: blk\_mem\_gen\_0 (blk\_mem\_gen\_0.xci)
      - in5: ila\_0 (ila\_0.xci)
- Constraints (1)
  - constrs\_1 (1)
    - counter\_const.xdc
- Simulation Sources (5)
  - sim\_1 (5)
    - brom\_tb (brom\_tb.v) (1)
      - tb3: top\_bram (top\_bram.v) (2)
    - vio\_wrapper (vio\_wrapper.v) (2)
      - in6: vio\_0 (vio\_0.xci)
      - top\_module: top\_module (top\_module.v) (3)
    - clock\_tb (clk\_tb.v) (1)
      - tb1: clk\_divider (clk\_divider.v)
    - fibonacci (fibonacci.v) (1)
      - tb1: xil\_defaultlib.fibo
    - Waveform Configuration File (1)
- Utility Sources (1)

**clock\_tb.v Code:**

```
1 `timescale 1ns / 1ps
2 module clock_tb(
3 );
4     reg clk_in;
5     wire divided_clk;
6     clk_divider tb1(.clk_in(clk_in),.divided_clk(divided_clk));
7     initial
8     clk_in=1'b0;
9     always #100 clk_in=~clk_in;
10 endmodule
11
12
13
```



## Internal Logic Analyzer (ILA):





Flow Navigator: Add Sources, Language Templates, IP Catalog, IP INTEGRATOR (Create Block Design, Open Block Design, Generate Block Design), SIMULATION (Run Simulation), RTL ANALYSIS (Open Elaborated Design), SYNTHESIS (Run Synthesis, Open Synthesized Design), IMPLEMENTATION (Run Implementation, Open Implemented Design), PROGRAM AND DEBUG (Generate Bitstream, Open Hardware Manager).

HARDWARE MANAGER - localhost/xilinx\_tcf/Digilent/210292B17DAFA

Hardware:

Name	Status
localhost (1)	Connected
xilinx_tcf/Digilent/210292B17DAFA	Open
xc7a100t_0 (3)	Programmed
XADC (System Monitor)	
hw_vio_1 (in6)	OK
hw_ila_1 (nolabel_line12/in3/ir)	Waiting For

ILA Core Properties:

Name: hw\_ila\_1  
Cell: nolabel\_line12/in3/in5  
Device: xc7a100t\_0  
HW core: core\_4  
Capture sample count: 512 of 1024

General Properties

Waveform - hw\_ila\_1

ILA Status: Waiting For Trigger (512 o)

Name	Value
nolabel_line12/in3/clk	0
nolabel_line12/in3/rst	0
nolabel_line12/in3/addr[5:0]	31
nolabel_line12/in3/douta[31:0]	1490993505

Updated at: 2022-Dec-10 20:13:03

Settings - hw\_ila\_1 Status - hw\_ila\_1

Core status: Waiting for Trigger

Capture status - Window 1 of 1

Window sample 512 of 1024

Trigger Setup - hw\_ila\_1 Capture Setup - hw\_ila\_1

Name	Operator	Radix	Val
nolabel_line12/in3/clk	==	[B]	R

Tcl Console: Type a Tcl command here

## Virtual Input Output (VIO):

Flow Navigator: Add Sources, Language Templates, IP Catalog, IP INTEGRATOR (Create Block Design, Open Block Design, Generate Block Design), SIMULATION (Run Simulation), RTL ANALYSIS (Open Elaborated Design), SYNTHESIS (Run Synthesis, Open Synthesized Design), IMPLEMENTATION (Run Implementation, Open Implemented Design), PROGRAM AND DEBUG (Generate Bitstream, Open Hardware Manager).

HARDWARE MANAGER - localhost/xilinx\_tcf/Digilent/210292B17DAFA

Hardware:

Name	Status
localhost (1)	Connected
xilinx_tcf/Digilent/210292B17DAFA	Open
xc7a100t_0 (3)	Programmed
XADC (System Monitor)	
hw_vio_1 (in6)	OK
hw_ila_1 (nolabel_line12/in3/ir)	Idle

Debug Probe Properties:

Source: NETLIST  
Type: VIO\_OUTPUT  
Width: 1

Display Name


General Properties

hw\_vio\_1

Name	Value	Activ...	Direct...	VIO
sum[31:0]	[U] 987	#	Input	hw_vio_1
reset	0		Output	hw_vio_1

Tcl Console: Type a Tcl command here

## Simulation (brom\_tb):



Github link for codes:

[https://github.com/velicharlagokulkumar/vivado/tree/main/Assignment\\_2](https://github.com/velicharlagokulkumar/vivado/tree/main/Assignment_2)