Indian Institute of Technology Hyderabad

Email: velicharla@outlook.com




Date:10-12-2022

#### RTL ASSIGNMENT-2

The assignment is to generate Fibonacci sequence using addition and store it in a true dual port standalone block memory generator IP from Xilinx. The flow should be such that you generate an entry in the Fibonacci sequence and then you store it in the memory one after another. The memory can be treated as cyclic, i.e., once you have used the entire memory, you can wrap around and start writing from  $0_{th}$  address again. Use appropriate clock (using Xilinx clocking wizard IP, and use the clock available on the FPGA as source clock for the clocking wizard) frequency so that the memory doesn't get filled too quickly. Try to implement a pipelined module. Simulate and verify the functionality. Now, connect system ILA IP to the block memory generator ports to observe the working on the board. Synthesize, implement and generate the bitstream for a board that is available for use. Run it on the board and see if you're able to observe data being written to the memory.

#### Module code:





Hierarchy IP Sources

C:/Users/velic/OneDrive/Desktop/counter\_1\_10/counter\_1\_10.srcs/sources\_1/new/vio\_wrapper.v

```
■ ← → X ■ ■ X // ■
Q
    `timescale 1ns / 1ps
1
2 🖯
    module vio_wrapper(
3
        input clk
4
       );
5
       wire reset;
6
       wire [31:0] sum;
7
      vio_0 in6 (
8
     .clk(clk),
                              // input wire clk
      .probe_in0(sum) , // input wire [7 : 0] probe in0
9
      .probe_out0(reset) // output wire [0 : 0] probe_out0
10
11 ; );
12 |
    top_module(.clk_125M(clk),.reset(reset),.sum(sum));
13 🖨 endmodule
14
```

#### top\_module.v

C:/Users/velic/OneDrive/Desktop/counter\_1\_10/counter\_1\_10.srcs/sources\_1/new/top\_module.v


```
Q
                  X
 1
     `timescale 1ns / 1ps
2 pmodule top_module(
3
        input clk_125M,
 4
       input reset,
       //output [7:0] count,
 5
 6
       output [31:0] sum
 7
       );
8
       wire clk_5M, clk_1H;
         clk_wiz_0 in1
9
10
       (
11
       // Clock out portss
12
       .clk_out1(clk_5M),
                            // output clk out1
13
       // Clock in ports
                              // input clk in1
14
        .clk_in1(clk_125M)
15 :
    );
16
    clk_divider in2(.clk_in(clk_5M),.divided_clk(clk_1H));
17
    //counter in3(.counter_clk(clk_1H),.reset(reset),.count(count));
18
19
    top_bram in3(.clk(clk_1H),.clk2(clk_125M),.rst(reset),.sum(sum));
20 @ endmodule
21
```


```
top_module.v
             × clk_divider.v
 C:/Users/velic/OneDrive/Desktop/counter_1_10/counter_1_10.srcs/sources_1/new/clk_divider.v
 Q 🛗 ← → 🐰 🛅 🛍 🗙 // 🞟 ♀
 1
     `timescale 1ns / 1ps
 2 module clk_divider
 3
     # (
      parameter div_value=2499999
 4
      )
 6
 7
         input clk_in,
 8
         output reg divided_clk=0
 9
10
       reg [31:0] count_next=0,count_reg=0;
11 ♀
        always@(posedge clk_in)
12 🖨
        begin
13 🤿
        if(count_next==div_value)
14
        count_reg<=0;
15
        else
16 🖨
        count_reg<=count_next;
17 🖨
        end
18 🖨
        always@(*)
19 🖨
        count_next=count_reg+1;
20 ♀
        always@(posedge clk_in)
21 🖯
        begin
22 😓
        if(count_next==div_value)
23
        divided_clk<=~divided_clk;
24
        else
25 🖨
        divided_clk<=divided_clk;
26 🖨
27 🖨 endmodule
28
             × clk_divider.v
                            × top_bram.v
top_module.v
C:/Users/velic/OneDrive/Desktop/counter_1_10/counter_1_10.srcs/sources_1/new/top_bram.v
1
     `timescale 1ns / 1ps
 2 
module top_bram(
 3
        input clk,
        input clk2,
 5
        input rst,
 6
        output [31:0] sum
        );
    reg [31:0] addr_next;
 9
    wire [31:0] douta;
10
    wire [31:0] doutb;
11 ;
12
    reg [31:0] dina=0;
13
    reg [31:0] dinb=1;
    reg wea=1;
14
15
    reg web=1;
16
    reg [6 : 0] addra=0;
    reg [6 : 0] addrb=1;
17 !
18 :
    //reg [31:0] ram[63:0];
19
20 \ominus always@(posedge clk)
21 🖯 begin
22 1
    addra<=addr_next;
23 addrb<=addr_next+1;
24 🖨 end
25 always@(*)
26 🗦 begin
27 🖯 if(addra==49)
28 addr_next=0;
29
    else
30 \( \hat{\text} \) addr_next=addra+1;
31 end
```

32 !

```
33 | blk_mem_gen_0 in4 (
34
     .clka(clk), // input wire clka
      .wea(wea),
                       // input wire [0 : 0] wea
35
36
      .addra(addra), // input wire [6 : 0] addra
      .dina(dina),  // input wire [31 : 0] dina
.douta(douta),  // output wire [31 : 0] douta
37
38
      .clkb(clk), // input wire clkb
39
40
                      // input wire [0 : 0] web
      .web(web),
41
     .addrb(addrb), // input wire [6 : 0] addrb
     .dinb(dinb), // input wire [31 : 0] dinb
42
      .doutb(doutb) // output wire [31 : 0] doutb
43
44 );
45 \stackrel{\cdot}{\ominus} always @ (posedge clk)
46 🖯 begin
47 \( \bar{\pi} \) if (rst==1'b1)
48 ⊖ begin
49 dina<= 1'b0; //PREVIOUS VALUE
50 dinb<= 1'b1; //CURRENT VALUE
51 @ end
52 🖯 else if(clk==1)
53 🖯 begin
54 | dina<=dinb;
55 | dinb<=dina+dinb;
56 end
57 () end
58 assign sum=dina;
59
60 | ila_0 in5 (
         .clk(clk2), // input wire clk
61
62
63
64
        .probe0(clk),
        .probe1(rst), // input wire [0:0] probe0
65
        .probe2(addra), // input wire [5:0] probe1
66
         .probe3(douta) // input wire [31:0] probe2
69 endmodule
70 !
```

### Test Bench code:





```
? _ 🗆 🗆 X
Sources
                                                                  top\_module.v \quad \times \middle| \ clk\_divider.v \quad \times \middle| \ top\_bram.v \quad \times \middle| \ brom\_tb.v \quad \times \middle| \ vio\_wrapper.v \quad \times \middle| \ clk\_tb.v \quad \times \middle| \ fibo\_tb.v \\
Q 🛬 🛊 🕂 🖹 💿 0
                                                                  C:/Users/velic/OneDrive/Desktop/counter_1_10/counter_1_10.srcs/sim_1/new/fibo_tb.v
∨ Design Sources (1)
                                                                  Q 📓 🛧 🥕 🐰 🛅 🖍 📈 🎟 🔉
                                                                                                                                                                                                                    Ф

√ ● ∴ vio_wrapper (vio_wrapper.v) (2)

                                                                          timescale 1ns / 1ps
       > 🖓 🔳 in6 : vio_0 (vio_0.xci)
                                                                       module fibo_tb(

√ ● top_module : top_module (top_module.v) (3)

                                                                             reg fibo clk, reset;
           > 🖓 🔳 in1 : clk wiz 0 (clk wiz 0.xci)
                                                                             wire [31:0] sum ;
              in2 : clk_divider (clk_divider.v)
                                                                             fibo tb1(.clk(fibo_clk),.rst(reset),.fibout(sum));
                                                                             initial

√ ■ in3: top_bram (top_bram.v) (2)

                                                                             begin
              > 🖓 🔳 in4: blk_mem_gen_0 (blk_mem_gen_0.xci)
               > ♀ ■ in5 : ila_0 (ila_0.xci)
                                                                             reset=1'b1;
∨ □ Constraints (1)
                                                                             end
                                                                             initial

∨ □ constrs 1 (1)

                                                                             begin
         counter_const.xdc
                                                                             #5 reset=1'b1:

∨ 
□ Simulation Sources (5)

                                                                             #30 reset =1'b0;
                                                                  16
                                                                             #60 reset=1'b1:
    ∨ 🖨 sim_1 (5)
                                                                             #30 reset =1'b0;

∨ ● ∴ brom_tb (brom_tb.v) (1)

                                                                  18 🖒
           > • tb3: top_bram (top_bram.v) (2)
                                                                             always #5 fibo_clk=~fibo_clk;
                                                                        endmodule
       > vio wrapper (vio wrapper,v) (2)


∨ ■ clock_tb (clk_tb.v) (1)


              tb1: clk_divider (clk_divider.v)

√ ● fibo_tb (fibo_tb.v) (1)


              tb1:xil defaultlib.fibo
        > 🖨 Waveform Configuration File (1)
> Utility Sources (1)
Hierarchy IP Sources Libraries Compile Order
```

### Internal Logic Analyzer (ILA):






# Virtual Input Output (VIO):



## Simulation (brom tb):



#### Github link for codes:

https://github.com/velicharlagokulkumar/vivado/tree/main/Assignment\_2