



M36W0R6030T0 M36W0R6030B0

64 Mbit (4Mb x16, Multiple Bank, Burst) Flash Memory
and 8 Mbit (512Kb x16) SRAM, Multi-Chip Package


FEATURES SUMMARY

- MULTI-CHIP PACKAGE
 - 1 die of 64 Mbit (4Mb x 16) Flash Memory
 - 1 die of 8 Mbit SRAM
- SUPPLY VOLTAGE
 - $V_{DDF} = V_{DDQ} = V_{DDS} = 1.7$ to $1.95V$
- LOW POWER CONSUMPTION
- ELECTRONIC SIGNATURE
 - Manufacturer Code: 20h
 - Device Code (Top Flash Configuration): 8810h
 - Device Code (Bottom Flash Configuration): 8811h
- PACKAGE
 - Compliant with Lead-Free Soldering Processes
 - Lead-Free Versions

FLASH MEMORY

- PROGRAMMING TIME
 - $8\mu s$ by Word typical for Fast Factory Program
 - Double/Quadruple Word Program option
 - Enhanced Factory Program options
- MEMORY BLOCKS
 - Multiple Bank Memory Array: 4 Mbit Banks
 - Parameter Blocks (Top or Bottom location)
- SYNCHRONOUS / ASYNCHRONOUS READ
 - Synchronous Burst Read mode: 66MHz
 - Asynchronous/ Synchronous Page Read mode
 - Random Access: 70ns
- DUAL OPERATIONS
 - Program Erase in one Bank while Read in others
 - No delay between Read and Write operations

Figure 1. Package



- BLOCK LOCKING
 - All blocks locked at Power-up
 - Any combination of blocks can be locked
 - $\overline{WP_F}$ for Block Lock-Down
- SECURITY
 - 128-bit user programmable OTP cells
 - 64-bit unique device number
- COMMON FLASH INTERFACE (CFI)
- 100,000 PROGRAM/ERASE CYCLES per BLOCK

SRAM

- 8 Mbit (512Kb x 16 bit)
- ACCESS TIME: 70ns
- LOW V_{DDs} DATA RETENTION: 1.0V
- POWER DOWN FEATURES USING TWO CHIP ENABLE INPUTS

TABLE OF CONTENTS

| | |
|---|-----------|
| FEATURES SUMMARY | 1 |
| FLASH MEMORY | 1 |
| Figure 1. Package | 1 |
| SRAM | 1 |
| SUMMARY DESCRIPTION | 4 |
| Figure 2. Logic Diagram | 4 |
| Table 1. Signal Names | 4 |
| Figure 3. TFBGA Connections (Top view through package) | 5 |
| SIGNAL DESCRIPTIONS | 6 |
| Address Inputs (A0-A21). | 6 |
| Data Input/Output (DQ0-DQ15). | 6 |
| Flash Chip Enable (\overline{E}_F). | 6 |
| Flash Output Enable (\overline{G}_F). | 6 |
| Flash Write Enable (\overline{W}_F). | 6 |
| Flash Write Protect (\overline{WP}_F). | 6 |
| Flash Reset (\overline{RP}_F). | 6 |
| Flash Latch Enable (\overline{L}_F). | 6 |
| Flash Clock (K_F). | 6 |
| Flash Wait ($WAIT_F$). | 6 |
| SRAM Chip Enable inputs ($\overline{E1}_S$, $E2_S$). | 6 |
| SRAM Write Enable (\overline{W}_S). | 6 |
| SRAM Output Enable (\overline{G}_S). | 6 |
| SRAM Upper Byte Enable (\overline{UB}_S). | 6 |
| SRAM Lower Byte Enable (\overline{LB}_S). | 7 |
| V _{DDF} Supply Voltage | 7 |
| V _{DDS} Supply Voltage | 7 |
| V _{DDQ} Supply Voltage | 7 |
| V _{PPF} Program Supply Voltage | 7 |
| V _{SS} Ground | 7 |
| FUNCTIONAL DESCRIPTION | 8 |
| Figure 4. Functional Block Diagram | 8 |
| Table 2. Main Operating Modes | 9 |
| FLASH MEMORY DEVICE | 10 |
| SRAM DEVICE | 10 |
| Figure 5. Block Diagram | 10 |
| SRAM OPERATIONS | 11 |
| Read | 11 |

| | |
|---|-----------|
| Write | 11 |
| Standby/Power-Down | 11 |
| Data Retention | 11 |
| Output Disable | 11 |
| MAXIMUM RATING | 12 |
| Table 3. Absolute Maximum Ratings | 12 |
| DC AND AC PARAMETERS | 13 |
| Table 4. Operating and AC Measurement Conditions | 13 |
| Figure 6. AC Measurement I/O Waveform | 13 |
| Figure 7. AC Measurement Load Circuit | 13 |
| Table 5. Device Capacitance | 13 |
| Table 6. Flash Memory DC Characteristics - Currents | 14 |
| Table 7. Flash Memory DC Characteristics - Voltages | 15 |
| Table 8. SRAM DC Characteristics | 15 |
| Figure 8. Read Mode AC Waveforms, Address Controlled with $\overline{UB}_S = \overline{LB}_S = V_{IL}$ | 16 |
| Figure 9. Read AC Waveforms, \overline{G}_S Controlled | 16 |
| Figure 10. Standby AC Waveforms | 16 |
| Table 9. Read AC Characteristics | 17 |
| Figure 11. Write AC Waveforms, $\overline{E1}_S$ or $E2_S$ Controlled | 18 |
| Figure 12. Write AC Waveforms, \overline{W}_S Controlled, G_S High during Write | 19 |
| Figure 13. Write AC Waveforms, \overline{W}_S Controlled with \overline{G}_S Low | 20 |
| Figure 14. Write AC Waveform, \overline{UB}_S and \overline{LB}_S Controlled G_S Low | 20 |
| Table 10. Write AC Characteristics | 21 |
| Figure 15. SRAM Low V_{DD} Data Retention AC Waveforms, $\overline{E1}_S$ or $\overline{UB}_S / \overline{LB}_S$ Controlled | 22 |
| Figure 16. SRAM Low V_{DD} Data Retention AC Waveforms, $\overline{E2}_S$ Controlled | 22 |
| Table 11. SRAM Low V_{DD} Data Retention Characteristic | 22 |
| PACKAGE MECHANICAL | 23 |
| Figure 17. Stacked TFBGA88 8x10mm - 8x10 active ball array, 0.8mm pitch, Package Outline .. | 23 |
| Table 12. Stacked TFBGA88 8x10mm - 8x10 ball array, 0.8mm pitch, Package Mechanical Data | 23 |
| PART NUMBERING | 24 |
| Table 13. Ordering Information Scheme | 24 |
| REVISION HISTORY | 25 |
| Table 14. Document Revision History | 25 |

SUMMARY DESCRIPTION

The M36W0R6030T0 and M36W0R6030B0 combine two memory devices in a Multi-Chip Package: a 64-Mbit, Multiple Bank Flash memory, the M58WR064FT/B, and an 8-Mbit SRAM. Recommended operating conditions do not allow more than one memory to be active at the same time.

The memory is offered in a Stacked TFBGA88 (8 x 10mm, 8x10 ball array, 0.8mm pitch) package.

In addition to the standard version, the packages are also available in Lead-free version, in compliance with JEDEC Std J-STD-020B, the ST ECO-PACK 7191395 Specification, and the RoHS (Restriction of Hazardous Substances) directive.

All packages are compliant with Lead-free soldering processes.

is supplied with all the bits erased (set to '1').

Figure 2. Logic Diagram





Table 1. Signal Names

| | |
|-----------------------------|---|
| A0-A21 ⁽¹⁾ | Address Inputs |
| DQ0-DQ15 | Common Data Input/Output |
| VDDF | Flash Memory Power Supply |
| VDDQ | Common Flash and SRAM Power Supply for I/O Buffers |
| VPPF | Common Flash Optional Supply Voltage for Fast Program and Erase |
| VSS | Ground |
| VDDS | SRAM Power Supply |
| NC | Not Connected Internally |
| DU | Do Not Use as Internally Connected |
| Flash Memory Signals | |
| \overline{L}_F | Latch Enable input |
| \overline{E}_F | Chip Enable input |
| \overline{G}_F | Output Enable input |
| \overline{W}_F | Write Enable input |
| \overline{RP}_F | Reset input |
| \overline{WP}_F | Write Protect input |
| K_F | Burst Clock |
| $WAIT_F$ | Wait Data in Burst Mode |
| SRAM Signals | |
| $\overline{E1}_S, E2_S$ | Chip Enable input |
| \overline{G}_S | Output Enable input |
| \overline{W}_S | Write Enable input |
| \overline{UB}_S | Upper Byte Enable input |
| \overline{LB}_S | Lower Byte Enable input |

Note: 1. A21-A19 are not connected to the SRAM component.

Figure 3. TFBGA Connections (Top view through package)



SIGNAL DESCRIPTIONS

See [Figure 2., Logic Diagram](#) and [Table 1., Signal Names](#), for a brief overview of the signals connected to this device.

Address Inputs (A0-A21). Addresses A0-A18 are common inputs for the Flash memory and the SRAM components. The other lines (A19-A21) are inputs for the Flash memory component only.

The Address Inputs select the cells in the memory array to access during Bus Read operations. During Bus Write operations they control the commands sent to the Command Interface of the Flash memory Program/Erase Controller or they select the cells to access in the SRAM.

The Flash memory is accessed through the Chip Enable signal ($\overline{E_F}$) and through the Write Enable ($\overline{W_F}$) signal, while the SRAM is accessed through two Chip Enable signals ($\overline{E1_S}$ and $\overline{E2_S}$) and the Write Enable signal ($\overline{W_S}$).

Data Input/Output (DQ0-DQ15). The Data I/O outputs the data stored at the selected address during a Bus Read operation or inputs a command or the data to be programmed during a Write Bus operation.

Flash Chip Enable ($\overline{E_F}$). The Chip Enable inputs activate the memory control logics, input buffers, decoders and sense amplifiers. When Chip Enable is Low, V_{IL} , and Reset is High, V_{IH} , the device is in active mode. When Chip Enable is at V_{IH} the Flash memory is deselected, the outputs are high impedance and the power consumption is reduced to the standby level.

Flash Output Enable ($\overline{G_F}$). The Output Enable pin controls data outputs during Flash memory Bus Read operations.

Flash Write Enable ($\overline{W_F}$). The Write Enable controls the Bus Write operation of the Flash memories' Command Interface. The data and address inputs are latched on the rising edge of Chip Enable or Write Enable whichever occurs first.

Flash Write Protect ($\overline{WP_F}$). Write Protect is an input that gives an additional hardware protection for each block. When Write Protect is Low, V_{IL} , Lock-Down is enabled and the protection status of the Locked-Down blocks cannot be changed. When Write Protect is at High, V_{IH} , Lock-Down is disabled and the Locked-Down blocks can be locked or unlocked. (Refer to Lock Status Table in M58WR064FT/B datasheet).

Flash Reset ($\overline{RP_F}$). The Reset input provides a hardware reset of the memory. When Reset is at V_{IL} , the memory is in Reset mode: the outputs are high impedance and the current consumption is reduced to the Reset Supply Current I_{DD2} . Refer to [Table 6., Flash Memory DC Characteristics - Currents](#) for the value of I_{DD2} . After Reset all blocks

are in the Locked state and the Configuration Register is reset. When Reset is at V_{IH} , the device is in normal operation. Exiting Reset mode the device enters Asynchronous Read mode, but a negative transition of Chip Enable or Latch Enable is required to ensure valid data outputs.

The Reset pin can be interfaced with 3V logic without any additional circuitry. It can be tied to V_{RPH} (refer to [Table 7., Flash Memory DC Characteristics - Voltages](#)).

Flash Latch Enable ($\overline{L_F}$). Latch Enable latches the address bits on its rising edge. The address latch is transparent when Latch Enable is Low, V_{IL} , and it is inhibited when Latch Enable is High, V_{IH} . Latch Enable can be kept Low (also at board level) when the Latch Enable function is not required or supported.

Flash Clock (K_F). The Clock input synchronizes the Flash memory to the microcontroller during synchronous read operations; the address is latched on a Clock edge (rising or falling, according to the configuration settings) when Latch Enable is at V_{IL} . Clock is don't care during Asynchronous Read and in write operations.

Flash Wait ($\overline{WAIT_F}$). WAIT is a Flash output signal used during Synchronous Read to indicate whether the data on the output bus are valid. This output is high impedance when Flash Chip Enable is at V_{IH} or Flash Reset is at V_{IL} . It can be configured to be active during the wait cycle or one clock cycle in advance. The $\overline{WAIT_F}$ signal is not gated by Output Enable.

SRAM Chip Enable inputs ($\overline{E1_S}$, $\overline{E2_S}$). The Chip Enable inputs activate the SRAM memory control logic, input buffers and decoders. $\overline{E1_S}$ at V_{IH} with $\overline{E2_S}$ at V_{IH} deselects the memory, reducing the power consumption to the standby level, whereas $\overline{E2_S}$ at V_{IL} deselects the memory and reduces the power consumption to the Power-down level, regardless of the level of $\overline{E1_S}$. $\overline{E1_S}$ and $\overline{E2_S}$ can also be used to control writing to the SRAM memory array, while $\overline{W_S}$ remains at V_{IL} . It is not allowed to set $\overline{E_F}$ at V_{IL} , $\overline{E1_S}$ at V_{IL} and $\overline{E2_S}$ at V_{IH} at the same time.

SRAM Write Enable ($\overline{W_S}$). The Write Enable input controls writing to the SRAM memory array. $\overline{W_S}$ is active low.

SRAM Output Enable ($\overline{G_S}$). The Output Enable gates the outputs through the data buffers during a Read operation of the SRAM memory. $\overline{G_S}$ is active low.

SRAM Upper Byte Enable ($\overline{UB_S}$). The Upper Byte Enable input enables the upper byte for SRAM (DQ8-DQ15). $\overline{UB_S}$ is active low.

SRAM Lower Byte Enable ($\overline{\text{LB}}_S$). The Lower Byte Enable input enables the lower byte for SRAM (DQ0-DQ7). $\overline{\text{LB}}_S$ is active low.

V_{DDF} Supply Voltage. V_{DDF} provides the power supply to the internal core of the Flash memory component. It is the main power supplies for all Flash memory operations (Read, Program and Erase).

V_{DDS} Supply Voltage. V_{DDS} provides the power supply to the internal core of the SRAM device. It is the main power supply for all SRAM operations.

V_{DDQ} Supply Voltage. V_{DDQ} provides the power supply for the Flash Memory and SRAM I/O pins. This allows all Outputs to be powered independently of the Flash Memory and SRAM core power supplies: V_{DDF} and V_{DDS} , respectively.

V_{PPF} Program Supply Voltage. V_{PPF} is both a Flash memory control input and a Flash memory power supply pin. The two functions are selected by the voltage range applied to the pin.

If V_{PPF} is kept in a low voltage range (0V to V_{DDQ}) V_{PPF} is seen as a control input. In this case a voltage lower than V_{PPLKF} gives an absolute protec-

tion against Program or Erase, while $V_{\text{PPF}} > V_{\text{PP1F}}$ enables these functions (see Tables 6 and 7, DC Characteristics for the relevant values). V_{PPF} is only sampled at the beginning of a Program or Erase; a change in its value after the operation has started does not have any effect and Program or Erase operations continue.

If V_{PPF} is in the range of V_{PPHF} it acts as a power supply pin. In this condition V_{PPF} must be stable until the Program/Erase algorithm is completed.

V_{SS} Ground. V_{SS} is the common ground reference for all voltage measurements in the Flash (core and I/O Buffers) and SRAM chips.

Note: Each Flash memory device in a system should have its supply voltage (V_{DDF}) and the program supply voltage V_{PPF} decoupled with a 0.1 μF ceramic capacitor close to the pin (high frequency, inherently low inductance capacitors should be as close as possible to the package). See [Figure 7., AC Measurement Load Circuit](#). The PCB track widths should be sufficient to carry the required V_{PPF} program and erase currents.

FUNCTIONAL DESCRIPTION

The Flash memory and SRAM components have separate power supplies but share the same grounds. They are distinguished by three Chip Enable inputs: \overline{E}_F for the Flash memory and $\overline{E1}_S$ and $\overline{E2}_S$ for the SRAM.

Recommended operating conditions do not allow more than one device to be active at a time. The

most common example is simultaneous read operations on one of the Flash and the SRAM which would result in a data bus contention. Therefore it is recommended to put the other devices in the high impedance state when reading the selected device.

Figure 4. Functional Block Diagram




Table 2. Main Operating Modes

| Operation | \overline{E}_F | \overline{G}_F | \overline{W}_F | \overline{L}_F | \overline{RP}_F | WAIT _F ⁽⁴⁾ | $\overline{E1}_S$ | $\overline{E2}_S$ | \overline{G}_S | \overline{W}_S | \overline{UB}_S | \overline{LB}_S | DQ15-DQ0 |
|----------------------|-------------------------------|------------------|------------------|--------------------------------|-------------------|----------------------------------|--------------------------|-------------------|------------------|------------------|-------------------|-------------------|---------------------------------------|
| Flash Read | V _{IL} | V _{IL} | V _{IH} | V _{IL} ⁽²⁾ | V _{IH} | | SRAM must be disabled | | | | | | Flash Data Out |
| Flash Write | V _{IL} | V _{IH} | V _{IL} | V _{IL} ⁽²⁾ | V _{IH} | | | | | | | | Flash Data In |
| Flash Address Latch | V _{IL} | X | V _{IH} | V _{IL} | V _{IH} | | | | | | | | Flash Data Out or Hi-Z ⁽³⁾ |
| Flash Output Disable | V _{IL} | V _{IH} | V _{IH} | X | V _{IH} | | Any SRAM mode is allowed | | | | | | Flash Hi-Z |
| Flash Standby | V _{IH} | X | X | X | V _{IH} | Hi-Z | | | | | | | Flash Hi-Z |
| Flash Reset | X | X | X | X | V _{IL} | Hi-Z | | | | | | | Flash Hi-Z |
| SRAM Read | Flash memory must be disabled | | | | | | V _{IL} | V _{IH} | V _{IL} | V _{IH} | V _{IL} | V _{IL} | SRAM data out |
| SRAM Write | | | | | | | V _{IL} | V _{IH} | X | V _{IL} | V _{IL} | V _{IL} | SRAM data in |
| Output Disable | Any Flash mode is allowed. | | | | | | V _{IL} | V _{IH} | V _{IH} | V _{IH} | V _{IL} | V _{IL} | SRAM Hi-Z |
| SRAM Standby | | | | | | | V _{IH} | X | X | X | X | X | SRAM Hi-Z |
| | | | | | | | X | V _{IL} | X | X | X | X | SRAM Hi-Z |

Note: 1. X = Don't care.

2. \overline{L}_F can be tied to V_{IH} if the valid address has been previously latched.3. Depends on \overline{G}_F .

4. WAIT signal polarity is configured using the Set Configuration Register command. Refer to M58WR064FT/B datasheet for details.

SRAM OPERATIONS

There are five standard operations that control the device. These are Read, Write, Standby/Power-down, Data Retention and Output Disable.

Read. Read operations are used to output the contents of the SRAM Array.

The device is in Byte Read mode whenever Write Enable, $\overline{W_S}$, is at V_{IH} , Output Enable, $\overline{G_S}$, is at V_{IL} , Chip Enable, $E1_S$, is at V_{IL} , Chip Enable, $E2_S$, is at V_{IH} , and $\overline{UB_S}$ or $\overline{LB_S}$ is at V_{IL} .

The device is in Word Read mode whenever Write Enable, $\overline{W_S}$, is at V_{IH} , Output Enable, $\overline{G_S}$, is at V_{IL} , Byte Enable inputs $\overline{UB_S}$ and $\overline{LB_S}$ are both at V_{IL} and the two Chip Enable inputs, $E1_S$, and $E2_S$ are Don't Care.

The Read and Standby AC Waveforms are shown in Figures 9 and 10, respectively and the parameters are given in Table 9., Read AC Characteristics.

Write. Write operations are used to write data to the SRAM. The device is in Write mode whenever $\overline{W_S}$, $E1_S$ and $\overline{UB_S}$ and/or $\overline{LB_S}$ are at V_{IL} , and $E2_S$ is at V_{IH} . All these signals must be asserted to initiate a Write cycle. The data is latched on the falling edge of $E1_S$, the rising edge of $E2_S$, the falling edge of $\overline{W_S}$, or the falling edge of $\overline{UB_S}$ and/or $\overline{LB_S}$, whichever occurs last. The Write cycle will terminate on the rising edge of $E1_S$, the rising edge of $\overline{W_S}$, the rising edge of $\overline{UB_S}$ and/or $\overline{LB_S}$, or the falling edge of $E2_S$, whichever occurs first. The tim-

ings are referenced to the signal that terminates the Write cycle.

The outputs are disabled during Write cycles (whenever $E1_S$, at V_{IL} , $E2_S$ at V_{IH} , and $\overline{W_S}$ at V_{IL}).

The Write AC Waveforms are shown in Figures 11, 12, 13 and 14, while Table 10. gives the Write AC Characteristics.

Standby/Power-Down. The device automatically enters the Standby/Power-Down mode when DQ0-DQ15 are not toggling, reducing the power consumption to the Standby level, I_{SB} .

The device is also in Standby/Power-Down mode whenever $E1_S$ is at V_{IH} , $E2_S$ is at V_{IL} or both $\overline{UB_S}$ and $\overline{LB_S}$ are at V_{IH} . The outputs then become high impedance.

The Standby AC Waveforms are shown in Figure 10. See Table 9., Read AC Characteristics, for timings.

Data Retention. The data retention mode is entered t_{CDR} after de-asserting $E1_S$, $E2_S$ or $\overline{UB_S}$ and $\overline{LB_S}$. The data retention performance as V_{DD} goes down to V_{DR} is described in Table 11., Figures 15 and 16, SRAM Low V_{DD} Data Retention AC Waveforms, $E1_S$ or $\overline{UB_S}$ / $\overline{LB_S}$ Controlled and SRAM Low V_{DD} Data Retention AC Waveforms, $E2_S$ Controlled, respectively.

Output Disable. The device is in the Output Disable mode whenever $\overline{G_S}$, is at V_{IH} . In this mode, DQ0-DQ15 are high impedance.

MAXIMUM RATING

Stressing the device above the rating listed in the Absolute Maximum Ratings table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not im-

plied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Table 3. Absolute Maximum Ratings

| Symbol | Parameter | Value | | Unit |
|--------------------|--|-------|-----------------------|-------|
| | | Min | Max | |
| T _A | Ambient Operating Temperature | −40 | 85 | °C |
| T _{BIAS} | Temperature Under Bias | −40 | 125 | °C |
| T _{STG} | Storage Temperature | −65 | 155 | °C |
| T _{LEAD} | Lead Temperature during Soldering | | (1) | °C |
| V _{IO} | Input or Output Voltage | −0.5 | V _{DDQ} +0.6 | V |
| V _{DDF} | Flash Memory Core Supply Voltage | −0.2 | 2.45 | V |
| V _{DDQ} | Input/Output Supply Voltage | −0.2 | 2.45 | V |
| V _{DDS} | SRAM Supply Voltage | −0.2 | 2.4 | V |
| V _{PPF} | Flash Memory Program Voltage | −0.2 | 14 | V |
| I _O | Output Short Circuit Current | | 100 | mA |
| t _{VPPFH} | Time for V _{PPF} at V _{PPFH} | | 100 | hours |

Note: 1. Compliant with the JEDEC Std J-STD-020B (for small body, Sn-Pb or Pb assembly), the ST ECOPACK® 7191395 specification, and the European directive on Restrictions on Hazardous Substances (RoHS) 2002/95/EU.

DC AND AC PARAMETERS

This section summarizes the operating measurement conditions, and the DC and AC characteristics of the device. The parameters in the DC and AC characteristics Tables that follow, are derived from tests performed under the Measurement

Conditions summarized in [Table 4., Operating and AC Measurement Conditions](#). Designers should check that the operating conditions in their circuit match the operating conditions when relying on the quoted parameters.

Table 4. Operating and AC Measurement Conditions

| Parameter | Flash Memory | | SRAM | | Unit |
|---|-----------------------|------------------------|-----------------------|------|------|
| | Min | Max | Min | Max | |
| V _{DDF} Supply Voltage | 1.7 | 1.95 | – | – | V |
| V _{DDs} Supply Voltage | – | – | 1.7 | 1.95 | V |
| V _{DDQ} Supply Voltage | 1.7 | 1.95 | – | – | V |
| V _{PPF} Supply Voltage (Factory environment) | 11.4 | 12.6 | – | – | V |
| V _{PPF} Supply Voltage (Application environment) | –0.4 | V _{DDQ} + 0.4 | – | – | V |
| Ambient Operating Temperature | –40 | 85 | –40 | 85 | °C |
| Load Capacitance (C _L) | 30 | | 30 | | pF |
| Output Circuit Resistors (R ₁ , R ₂) | 16.7 | | 16.7 | | kΩ |
| Input Rise and Fall Times | | 5 | | 2 | ns |
| Input Pulse Voltages | 0 to V _{DDQ} | | 0 to V _{DDs} | | V |
| Input and Output Timing Ref. Voltages | V _{DDQ} /2 | | V _{DDs} /2 | | V |

Figure 6. AC Measurement I/O Waveform




Figure 7. AC Measurement Load Circuit




Table 5. Device Capacitance

| Symbol | Parameter | Test Condition | Min | Max | Unit |
|------------------|--------------------|-----------------------|-----|-----|------|
| C _{IN} | Input Capacitance | V _{IN} = 0V | | 12 | pF |
| C _{OUT} | Output Capacitance | V _{OUT} = 0V | | 15 | pF |

Note: Sampled only, not 100% tested.

Table 6. Flash Memory DC Characteristics - Currents

| Symbol | Parameter | Test Condition | Min | Typ | Max | Unit |
|-------------------|---|--|-----|-----|---------|---------|
| I_{LI} | Input Leakage Current | $0V \leq V_{IN} \leq V_{DDQ}$ | | | ± 1 | μA |
| I_{LO} | Output Leakage Current | $0V \leq V_{OUT} \leq V_{DDQ}$ | | | ± 1 | μA |
| I_{DD1} | Supply Current Asynchronous Read (f=6MHz) | $\bar{E} = V_{IL}, \bar{G} = V_{IH}$ | | 3 | 6 | mA |
| | Supply Current Synchronous Read (f=54MHz) | 4 Word | | 7 | 16 | mA |
| | | 8 Word | | 10 | 18 | mA |
| | | 16 Word | | 12 | 22 | mA |
| | | Continuous | | 13 | 25 | mA |
| | Supply Current Synchronous Read (f=66MHz) | 4 Word | | 8 | 17 | mA |
| | | 8 Word | | 11 | 20 | mA |
| | | 16 Word | | 14 | 25 | mA |
| | | Continuous | | 16 | 30 | mA |
| I_{DD2} | Supply Current (Reset) | $\overline{RP} = V_{SS} \pm 0.2V$ | | 10 | 50 | μA |
| I_{DD3} | Supply Current (Standby) | $\bar{E} = V_{DD} \pm 0.2V$ | | 10 | 50 | μA |
| I_{DD4} | Supply Current (Automatic Standby) | $\bar{E} = V_{IL}, \bar{G} = V_{IH}$ | | 10 | 50 | μA |
| $I_{DD5}^{(1)}$ | Supply Current (Program) | $V_{PP} = V_{PPH}$ | | 8 | 15 | mA |
| | | $V_{PP} = V_{DD}$ | | 10 | 20 | mA |
| | Supply Current (Erase) | $V_{PP} = V_{PPH}$ | | 8 | 15 | mA |
| | | $V_{PP} = V_{DD}$ | | 10 | 20 | mA |
| $I_{DD6}^{(1,2)}$ | Supply Current (Dual Operations) | Program/Erase in one Bank, Asynchronous Read in another Bank | | 13 | 26 | mA |
| | | Program/Erase in one Bank, Synchronous Read in another Bank | | 23 | 45 | mA |
| $I_{DD7}^{(1)}$ | Supply Current Program/ Erase Suspended (Standby) | $\bar{E} = V_{DD} \pm 0.2V$ | | 10 | 50 | μA |
| $I_{PP1}^{(1)}$ | V_{PP} Supply Current (Program) | $V_{PP} = V_{PPH}$ | | 2 | 5 | mA |
| | | $V_{PP} = V_{DD}$ | | 0.2 | 5 | μA |
| | V_{PP} Supply Current (Erase) | $V_{PP} = V_{PPH}$ | | 2 | 5 | mA |
| | | $V_{PP} = V_{DD}$ | | 0.2 | 5 | μA |
| I_{PP2} | V_{PP} Supply Current (Read) | $V_{PP} \leq V_{DD}$ | | 0.2 | 5 | μA |
| $I_{PP3}^{(1)}$ | V_{PP} Supply Current (Standby) | $V_{PP} \leq V_{DD}$ | | 0.2 | 5 | μA |

Note: 1. Sampled only, not 100% tested.

2. V_{DDF} Dual Operation current is the sum of read and program or erase currents.


Table 7. Flash Memory DC Characteristics - Voltages

| Symbol | Parameter | Test Condition | Min | Typ | Max | Unit |
|------------|---|----------------------|-----------------|-----|-----------------|------|
| V_{IL} | Input Low Voltage | | -0.5 | | 0.4 | V |
| V_{IH} | Input High Voltage | | $V_{DDQ} - 0.4$ | | $V_{DDQ} + 0.4$ | V |
| V_{OL} | Output Low Voltage | $I_{OL} = 100\mu A$ | | | 0.1 | V |
| V_{OH} | Output High Voltage | $I_{OH} = -100\mu A$ | $V_{DDQ} - 0.1$ | | | V |
| V_{PP1} | V_{PP} Program Voltage-Logic | Program, Erase | 1.1 | 1.8 | 3.3 | V |
| V_{PPH} | V_{PP} Program Voltage Factory | Program, Erase | 11.4 | 12 | 12.6 | V |
| V_{PPLK} | Program or Erase Lockout | | | | 0.4 | V |
| V_{LKO} | V_{DD} Lock Voltage | | 1 | | | V |
| V_{RPH} | \overline{RP} pin Extended High Voltage | | | | 3.3 | V |

Table 8. SRAM DC Characteristics


| Symbol | Parameter | Test Condition | Min | Typ | Max | Unit |
|-----------|--------------------------|--|------|-----|----------------|---------|
| I_{LI} | Input Leakage Current | $0V \leq V_{IN} \leq V_{DD}$ | | | ± 1 | μA |
| I_{LO} | Output Leakage Current | $0V \leq V_{OUT} \leq V_{DD}$, Output disabled | | | ± 1 | μA |
| I_{DD5} | V_{DD} Standby Current | $\overline{E1}_S \geq V_{DD} - 0.2V$ or $E2_S \leq 0.2V$ $V_{IN} \geq V_{DD} - 0.2V$ or $V_{IN} \leq 0.2V$ $f = f_{max}$ (Address and Data inputs only) $f = 0$ (\overline{G}_S , \overline{W}_S , \overline{UB}_S and \overline{LB}_S) | | 2 | 25 | μA |
| | | $\overline{E1}_S \geq V_{DD} - 0.2V$ or $E2_S \leq 0.2V$ $V_{IN} \geq V_{DD} - 0.2V$ or $V_{IN} \leq 0.2V$ $f = 0$, $V_{DD}(max)$ | | 2 | 25 | μA |
| I_{DD} | Supply Current | $f = f_{max} = 1/t_{AVAV}$, CMOS levels $V_{DD} = V_{DD}(max)$ | | 8 | 15 | mA |
| | | $I_{OUT} = 0$ mA, $f = 1$ MHz, CMOS levels | | 1 | 5 | mA |
| V_{IL} | Input Low Voltage | | -0.2 | | 0.4 | V |
| V_{IH} | Input High Voltage | | 1.4 | | $V_{DD} + 0.2$ | V |
| V_{OL} | Output Low Voltage | $I_{OL} = 0.1$ mA, $V_{DD} = 1.65V$ | | | 0.2 | V |
| V_{OH} | Output High Voltage | $I_{OH} = -0.1$ mA, $V_{DD} = 1.65V$ | 1.4 | | | V |

Figure 8. Read Mode AC Waveforms, Address Controlled with $\overline{UB}_S = \overline{LB}_S = V_{IL}$



Note: $\overline{E1}_S$ = Low, $E2_S$ = High, \overline{G}_S = Low, \overline{W}_S = High.

Figure 9. Read AC Waveforms, \overline{G}_S Controlled



Note: 1. $\overline{UB}_S, \overline{LB}_S$ means both \overline{UB}_S and \overline{LB}_S .

2. Write Enable (\overline{W}_S) = High. Address Valid prior to or at the same time as $\overline{E1}_S$ and $\overline{UB}_S, \overline{LB}_S$ go Low and $E2_S$ goes High.

Figure 10. Standby AC Waveforms





Table 9. Read AC Characteristics


| Symbol | Alt | Parameter | M36W0R6030T0, M36W0R6030B0 | | Unit |
|---|-------------------|--|----------------------------|-----|------|
| | | | Min | Max | |
| t _{AVAV} t _{E1LE1H} t _{E2HE2L} | t _{RC} | Read Cycle Time | 70 | | ns |
| t _{AVQV} | t _{AA} | Address Valid to Output Valid | | 70 | ns |
| t _{AVQX} | t _{OHA} | Address Transition to Output Transition | 10 | | ns |
| t _{BHQZ} ⁽²⁾ | t _{HZBE} | Byte Enable High to Data Hi-Z | | 25 | ns |
| t _{BLQV} | t _{DBE} | Byte Enable Low to Data Valid | | 70 | ns |
| t _{BLQX} ⁽²⁾ | t _{LZBE} | Byte Enable Low to Data Transition | 5 | | ns |
| t _{E1HQZ} t _{E2LQZ} | t _{HZCE} | Chip Enable 1 High or Chip Enable 2 Low to Data Hi-Z | | 25 | ns |
| t _{E1LQV} t _{E2HQV} | t _{ACE} | Chip Enable 1 Low or Chip Enable 2 High to Data Valid | | 70 | ns |
| t _{E1LQX} t _{E2HQX} | t _{LZCE} | Chip Enable 1 Low or Chip Enable 2 High to Data Transition | 10 | | ns |
| t _{GHQZ} | t _{HZOE} | Output Enable High to Data Hi-Z | | 25 | ns |
| t _{GLQV} | t _{DOE} | Output Enable Low to Data Valid | | 35 | ns |
| t _{GLQX} | t _{LZOE} | Output Enable Low to Data Transition | 5 | | ns |
| t _{PD} ⁽¹⁾ | | Chip Enable 1 High or Chip Enable 2 Low to Power Down | | 70 | ns |
| t _{PU} ⁽¹⁾ | | Chip Enable 1 Low or Chip Enable 2 High to Power Up | 0 | | ns |

Note: 1. Sampled only. Not 100% tested.

2. Whatever the temperature and voltage, t_{E1HDZ} and t_{E2LDZ} are less than t_{E1LDX} and t_{E2HDX}; t_{BHDZ} is less than t_{BLDX} and, t_{GHDZ} is less than t_{GHDX}.


Figure 11. Write AC Waveforms, $\overline{E1}_S$ or $E2_S$ Controlled


- Note:
- \overline{W}_S , $\overline{E1}_S$, $E2_S$ and $\overline{UB}_S, \overline{LB}_S$ must be asserted to initiate a write cycle.
 - The I/O pins are in output mode and input signals should not be applied.
 - If $\overline{E1}_S$, $E2_S$ and \overline{W}_S are deasserted at the same time, DQ0-DQ15 remain high impedance.
 - $\overline{UB}_S, \overline{LB}_S$ means both \overline{UB}_S and \overline{LB}_S .

Figure 12. Write AC Waveforms, \overline{W}_S Controlled, \overline{G}_S High during Write


- Note:
1. \overline{W}_S , $\overline{E1}_S$, $E2_S$ and $\overline{UB}_S, \overline{LB}_S$ must be asserted to initiate a write cycle.
 2. The I/O pins are in output mode and input signals should not be applied.
 3. If $\overline{E1}_S$, $E2_S$ and \overline{W}_S are deasserted at the same time, DQ0-DQ15 remain high impedance.
 4. $\overline{UB}_S, \overline{LB}_S$ means both \overline{UB}_S and \overline{LB}_S .

Figure 13. Write AC Waveforms, \overline{W}_S Controlled with \overline{G}_S Low



- Note: 1. During this period, the I/O pins are in output mode and input signals should not be applied.
 2. If $\overline{E1}_S$, $E2_S$ and \overline{W}_S are deasserted at the same time, DQ0-DQ15 remain high impedance.
 3. \overline{UB}_S , \overline{LB}_S means both \overline{UB}_S and \overline{LB}_S .

Figure 14. Write AC Waveform, \overline{UB}_S and \overline{LB}_S Controlled \overline{G}_S Low





- Note: 1. If $\overline{E1}_S$, $E2_S$ and \overline{W}_S are deasserted at the same time, DQ0-DQ15 remain high impedance.
 2. The I/O pins are in output mode and input signals should not be applied.
 3. \overline{UB}_S , \overline{LB}_S means both \overline{UB}_S and \overline{LB}_S .

Table 10. Write AC Characteristics

| Symbol | Alt | Parameter | M36W0R6030T0, M36W0R6030B0 | | Unit |
|--|------------|---|----------------------------|-----|------|
| | | | Min | Max | |
| t_{AVAV} | t_{WC} | Write Cycle Time | 70 | | ns |
| t_{AVE1L} , t_{AVE2H} , t_{AVWL} , t_{AVBL} | t_{SA} | Address Valid to Beginning of Write | 0 | | ns |
| t_{AVWH} , t_{AVE1H} , t_{AVE2L} , t_{AVBH} | t_{AW} | Address Valid to Write Enable High | 60 | | ns |
| t_{BLWH} , t_{BLE1H} , t_{BLE2L} , t_{BLBH} | t_{BW} | \overline{UB}_S , \overline{LB}_S Valid to End of Write | 60 | | ns |
| t_{DVE1H} , t_{DVE2L} , t_{DVWH} , t_{DVBH} | t_{SD} | Input Valid to End of Write | 30 | | ns |
| t_{E1HAX} , t_{E2LAX} , t_{WHAX} , t_{BHAX} | t_{HA} | End of Write to Address Change | 0 | | ns |
| t_{E1HDX} , t_{E2LDX} , t_{WHDX} , t_{BHDX} | t_{HD} | Data Transition to End of Write | 0 | | ns |
| t_{E1LE1H} , t_{E2HE2L} , t_{E1LWH} , t_{E2HWH} , t_{E1LBH} , t_{E2HBH} | t_{SCE} | Chip Enable 1 Low or Chip Enable 2 High to End of Write | 60 | | ns |
| t_{GHDZ} | t_{HZOE} | Output Enable High to Output Hi-Z | | 25 | ns |
| $t_{WHDZ}^{(1)}$ | t_{LZWE} | Write Enable High to Input Transition | 10 | | ns |
| $t_{WLDZ}^{(1)}$ | t_{HZWE} | Write Enable Low to Output Hi-Z | | 25 | ns |
| t_{WLWH} , t_{WLE1H} , t_{WLE2L} , t_{WLBH} | t_{PWE} | Write Enable Pulse Width | 50 | | ns |

Note: 1. Whatever the temperature and voltage, t_{WLDZ} is less than t_{WHDX} .


Figure 15. SRAM Low V_{DD} Data Retention AC Waveforms, $\overline{E1}_S$ or \overline{UB}_S / \overline{LB}_S ControlledFigure 16. SRAM Low V_{DD} Data Retention AC Waveforms, $E2_S$ ControlledTable 11. SRAM Low V_{DD} Data Retention Characteristic

| Symbol | Parameter | Test Condition | Min | Max | Unit |
|------------|---------------------------------|---|-----|-----|---------|
| I_{DDDR} | Supply Current (Data Retention) | $V_{DDS} = 1.0V$, $\overline{E1}_S \geq V_{DDS} - 0.2V$ or $E2_S \leq 0.2V$, $V_{IN} \geq V_{DDS} - 0.2V$ or $V_{IN} \leq 0.2V$ | | 10 | μA |
| V_{DR} | Supply Voltage (Data Retention) | | 1.0 | | V |
| t_{CDR} | Chip Disable to Power Down | | 0 | | ns |
| t_R | Operation Recovery Time | | 70 | | ns |

Note: 1. Sampled only. Not 100% tested.

PACKAGE MECHANICAL

Figure 17. Stacked TFBGA88 8x10mm - 8x10 active ball array, 0.8mm pitch, Package Outline



Note: Drawing is not to scale.

Table 12. Stacked TFBGA88 8x10mm - 8x10 ball array, 0.8mm pitch, Package Mechanical Data

| Symbol | millimeters | | | inches | | |
|--------|-------------|-------|--------|--------|--------|--------|
| | Typ | Min | Max | Typ | Min | Max |
| A | | | 1.200 | | | 0.0472 |
| A1 | | 0.200 | | | 0.0079 | |
| A2 | 0.850 | | | 0.0335 | | |
| b | 0.350 | 0.300 | 0.400 | 0.0138 | 0.0118 | 0.0157 |
| D | 8.000 | 7.900 | 8.100 | 0.3150 | 0.3110 | 0.3189 |
| D1 | 5.600 | | | 0.2205 | | |
| ddd | | | 0.100 | | | 0.0039 |
| E | 10.000 | 9.900 | 10.100 | 0.3937 | 0.3898 | 0.3976 |
| E1 | 7.200 | | | 0.2835 | | |
| E2 | 8.800 | | | 0.3465 | | |
| e | 0.800 | — | — | 0.0315 | — | — |
| FD | 1.200 | | | 0.0472 | | |
| FE | 1.400 | | | 0.0551 | | |
| FE1 | 0.600 | | | 0.0236 | | |
| SD | 0.400 | | | 0.0157 | | |
| SE | 0.400 | | | 0.0157 | | |

PART NUMBERING

Table 13. Ordering Information Scheme

Example:

M36W0R6030T0ZAQT

Device Type

M36 = Multi-Chip Package (Flash + RAM)

Flash 1 Architecture

W = Multiple Bank, Burst mode

Flash 2 Architecture

0 = none present

Operating VoltageR = $V_{DDF} = V_{DDQ} = V_{DDP} = 1.7$ to $1.95V$ **Flash 1 Density**

6 = 64 Mbit

Flash 2 Density

0 = none present

RAM 1 Density

3 = 8 Mbit

RAM 0 Density

0 = none present

Parameter Blocks Location

T = Top Boot Block Flash

B = Bottom Boot Block Flash

Product Version0 = 0.13 μ m Flash technology, 70ns; 0.13 μ m RAM, 70ns speed**Package**

ZAQ = Stacked TFBGA88 8x10mm - 8x10 active ball array, 0.8mm pitch

Option

Blank = Standard Packing

T = Tape & Reel Packing

E = Lead-free and RoHS Package, Standard Packing

F = Lead-free and RoHS Package, Tape & Reel Packing

Devices are shipped from the factory with the memory content bits erased to '1'. For a list of available options (Speed, Package, etc.) or for further information on any aspect of this device, please contact the ST-Microelectronics Sales Office nearest to you.

REVISION HISTORY

Table 14. Document Revision History

| Date | Version | Revision Details |
|-------------|---------|--|
| 03-Jul-2003 | 1.0 | First Issue |
| 12-Nov-2003 | 2.0 | Part numbers M36W0R6020T0 and M36W0R6020B0 removed (4Mb SRAM part removed), Figures 2, 4 and 5 modified accordingly. 0.15µm SRAM technology upgraded with new 0.13µm technology (see Table 13., Ordering Information Scheme). Flash memory device M30W0T6000(T/B)0 replaced by the M58WR064E(T/B). Product promoted from Product Preview to Preliminary Data. |
| 28-Jul-2004 | 3.0 | 0.15µm Flash memory technology replaced by 0.13µm technology (M58WR064ET/B replaced by M58WR064FT/B, Table 6., Flash Memory DC Characteristics - Currents and Table 7., Flash Memory DC Characteristics - Voltages updated accordingly). Package specifications (Table 12.) updated and E and F lead-free options added to Table 13., Ordering Information Scheme . |
| 10-Dec-2004 | 4.0 | Document status promoted from Preliminary Data to full Datasheet. IDD6 parameter for Program/Erase in one Bank, Synchronous Read in another Bank modified in Table 6., Flash Memory DC Characteristics - Currents . VDDQ max modified in Table 3., Absolute Maximum Ratings . TFBGA88 package fully compliant with the ST ECOPACK specification. |

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics.
ECOPACK is a registered trademark of STMicroelectronics.
All other names are the property of their respective owners

© 2004 STMicroelectronics - All rights reserved

STMicroelectronics group of companies
Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -
Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America
www.st.com