

# M36W0R6030T0 M36W0R6030B0

64 Mbit (4Mb x16, Multiple Bank, Burst) Flash Memory and 8 Mbit (512Kb x16) SRAM, Multi-Chip Package


#### FEATURES SUMMARY

- MULTI-CHIP PACKAGE
  - 1 die of 64 Mbit (4Mb x 16) Flash Memory
  - 1 die of 8 Mbit SRAM
- SUPPLY VOLTAGE
  - V<sub>DDF</sub> = V<sub>DDQ</sub> = V<sub>DDS</sub> = 1.7 to 1.95V
- LOW POWER CONSUMPTION
- **■** ELECTRONIC SIGNATURE
  - Manufacturer Code: 20h
  - Device Code (Top Flash Configuration): 8810h
  - Device Code (Bottom Flash Configuration): 8811h
- PACKAGE
  - Compliant with Lead-Free Soldering Processes
  - Lead-Free Versions

#### **FLASH MEMORY**

- PROGRAMMING TIME
  - 8µs by Word typical for Fast Factory Program
  - Double/Quadruple Word Program option
  - Enhanced Factory Program options
- MEMORY BLOCKS
  - Multiple Bank Memory Array: 4 Mbit Banks
  - Parameter Blocks (Top or Bottom location)
- SYNCHRONOUS / ASYNCHRONOUS READ
  - Synchronous Burst Read mode: 66MHz
  - Asynchronous/ Synchronous Page Read mode
  - Random Access: 70ns
- DUAL OPERATIONS
  - Program Erase in one Bank while Read in others
  - No delay between Read and Write operations

Figure 1. Package



- BLOCK LOCKING
  - All blocks locked at Power-up
  - Any combination of blocks can be locked
  - WP<sub>F</sub> for Block Lock-Down
- SECURITY
  - 128-bit user programmable OTP cells
  - 64-bit unique device number
- COMMON FLASH INTERFACE (CFI)
- 100,000 PROGRAM/ERASE CYCLES per BLOCK

#### **SRAM**

- 8 Mbit (512Kb x 16 bit)
- ACCESS TIME: 70ns
- LOW V<sub>DDS</sub> DATA RETENTION: 1.0V
- POWER DOWN FEATURES USING TWO CHIP ENABLE INPUTS

December 2004 1/26

# M36W0R6030T0, M36W0R6030B0

# **TABLE OF CONTENTS**

SUMMARY DESCRIPTION.       4         Figure 2. Logic Diagram       4         Table 1. Signal Names       4         Figure 3. TFBGA Connections (Top view through package)       5         SIGNAL DESCRIPTIONS       6         Address Inputs (A0-A21)       6         Data Input/Output (DQ0-DQ15)       6         Flash Chip Enable (Ēp).       6         Flash Output Enable (Ğp).       6         Flash Write Protect (WPp).       6         Flash Write Protect (WPp).       6         Flash Reset (RPp).       6         Flash Clock (Kp).       6         Flash Write Enable (Ēp).       6         Flash Write Enable (Ūp).       6         Flash Write Enable (Ūp).       6         Flash Write Enable (Ūp).       6         SRAM Chip Enable inputs (Ē1s, £2s).       6         SRAM Write Enable (Ūs).       6         SRAM Upper Byte Enable (ŪBs).       6         SRAM Lower Byte Enable (ŪBs).       7         VDDF Supply Voltage.       7         VDDS Supply Voltage.       7         VDDS Supply Voltage.       7         VDDS Ground.       7         FUNCTIONAL DESCRIPTION       8         Figure 4. Functional Block Diagra	FEATURES SUMMARY	1
SUMMARY DESCRIPTION.       4         Figure 2. Logic Diagram       4         Table 1. Signal Names       4         Figure 3. TFBGA Connections (Top view through package)       5         SIGNAL DESCRIPTIONS       6         Address Inputs (A0-A21).       6         Data Input/Output (DQ0-DQ15).       6         Flash Chip Enable (ĒF).       6         Flash Write Enable (ŪF).       6         Flash Write Enable (ŪF).       6         Flash Write Protect (ѾF).       6         Flash Reset (RPr).       6         Flash Latch Enable (ŪF).       6         Flash Wait (WAITF).       6         SRAM Chip Enable inputs (Ē1s, E2s).       6         SRAM Write Enable (ŪS).       6         SRAM Upper Byte Enable (ŪBs).       6         SRAM Upper Byte Enable (ŪBs).       6         SRAM Lower Byte Enable (ŪBs).       7         VDDS Supply Voltage.       7         VDDS Supply Voltage.       7         VPPF Program Supply Voltage.       7	FLASH MEMORY	1
SUMMARY DESCRIPTION.       4         Figure 2. Logic Diagram       4         Table 1. Signal Names       4         Figure 3. TFBGA Connections (Top view through package)       5         SIGNAL DESCRIPTIONS       6         Address Inputs (A0-A21).       6         Data Input/Output (DQ0-DQ15).       6         Flash Chip Enable (ĒF).       6         Flash Write Enable (ŪF).       6         Flash Write Enable (ŪF).       6         Flash Write Protect (ѾF).       6         Flash Reset (RPr).       6         Flash Latch Enable (ŪF).       6         Flash Wait (WAITF).       6         SRAM Chip Enable inputs (Ē1s, E2s).       6         SRAM Write Enable (ŪS).       6         SRAM Upper Byte Enable (ŪBs).       6         SRAM Upper Byte Enable (ŪBs).       6         SRAM Lower Byte Enable (ŪBs).       7         VDDS Supply Voltage.       7         VDDS Supply Voltage.       7         VPPF Program Supply Voltage.       7	Figure 1. Package	1
Figure 2. Logic Diagram       4         Table 1. Signal Names       4         Figure 3. TFBGA Connections (Top view through package)       5         SIGNAL DESCRIPTIONS       6         Address Inputs (A0-A21).       6         Data Input/Output (DQ0-DQ15).       6         Flash Chip Enable (ĒF).       6         Flash Output Enable (ŪF).       6         Flash Write Enable (ŪF).       6         Flash Write Protect (₩PF).       6         Flash Reset (ĀP̄F).       6         Flash Latch Enable (ŪF).       6         Flash Clock (KF).       6         Flash Write Enable (ŪF).       6         Flash Write Enable (ŪS).       6         SRAM Chip Enable inputs (ĒĪs, Ē2s).       6         SRAM Write Enable (ŪS).       6         SRAM Upper Byte Enable (ŪS).       6         SRAM Lower Byte Enable (ŪBs).       6         SRAM Lower Byte Enable (ŪBs).       7         VDDS Supply Voltage.       7         VDDS Supply Voltage.       7         VPPF Program Supply Voltage.       7	SRAM	1
Figure 2. Logic Diagram       4         Table 1. Signal Names       4         Figure 3. TFBGA Connections (Top view through package)       5         SIGNAL DESCRIPTIONS       6         Address Inputs (A0-A21).       6         Data Input/Output (DQ0-DQ15).       6         Flash Chip Enable (ĒF).       6         Flash Output Enable (ŪF).       6         Flash Write Enable (ŪF).       6         Flash Write Protect (₩PF).       6         Flash Reset (ĀP̄F).       6         Flash Latch Enable (ŪF).       6         Flash Clock (KF).       6         Flash Write Enable (ŪF).       6         Flash Write Enable (ŪS).       6         SRAM Chip Enable inputs (ĒĪs, Ē2s).       6         SRAM Write Enable (ŪS).       6         SRAM Upper Byte Enable (ŪS).       6         SRAM Lower Byte Enable (ŪBs).       6         SRAM Lower Byte Enable (ŪBs).       7         VDDS Supply Voltage.       7         VDDS Supply Voltage.       7         VPPF Program Supply Voltage.       7		
Table 1. Signal Names       4         Figure 3. TFBGA Connections (Top view through package)       5         SIGNAL DESCRIPTIONS       6         Address Inputs (A0-A21).       6         Data Input/Output (DQ0-DQ15)       6         Flash Chip Enable (ĒF).       6         Flash Write Enable (ѾF).       6         Flash Write Enable (ѾF).       6         Flash Write Protect (ѾF).       6         Flash Reset (RPF).       6         Flash Latch Enable (ĀF).       6         Flash Write Protect (ѾF).       6         Flash Write Inable (ĀF).       6         Flash Write Enable (ĀF).       6         Flash Write Enable (ŪF).       6         SRAM Otip Enable inputs (ĒTs, E2s).       6         SRAM Output Enable (ŪS).       6         SRAM Lower Byte Enable (ŪBs).       6         SRAM Lower Byte Enable (ŪBs).       7         VDDS Supply Voltage.       7         VDDS Supply Voltage.       7         VPS Ground.       7         FUNCTIONAL DESCRIPTION       8         Figure 4. Functional Block Diagram       8         Table 2. Main Operating Modes       9         FLASH MEMORY DEVICE       10         SRAM DE	SUMMARY DESCRIPTION	4
Figure 3. TFBGA Connections (Top view through package)       5         SIGNAL DESCRIPTIONS       6         Address Inputs (A0-A21).       6         Data Input/Output (DQ0-DQ15).       6         Flash Chip Enable (Ē <sub>F</sub> ).       6         Flash Output Enable (Ğ <sub>P</sub> ).       6         Flash Write Protect (WP <sub>F</sub> ).       6         Flash Write Protect (WP <sub>F</sub> ).       6         Flash Reset (RP̄ <sub>F</sub> ).       6         Flash Clock (K <sub>F</sub> ).       6         Flash Wait (WAIT <sub>F</sub> ).       6         SRAM Chip Enable inputs (Ē1̄s, E2̄s).       6         SRAM Write Enable (W̄s).       6         SRAM Upper Byte Enable (UĒs).       6         SRAM Upper Byte Enable (UĒs).       6         SRAM Lower Byte Enable (UĒs).       6         SRAM Lower Byte Enable (UĒs).       7         VDDS Supply Voltage.       7         VDDQ Supply Voltage.       7         VPS Ground.       7         FUNCTIONAL DESCRIPTION       8         Figure 4. Functional Block Diagram       8         Table 2. Main Operating Modes       9         FLASH MEMORY DEVICE       10         SRAM DEVICE       10         Figure 5. Block Diagram       10 <th>Figure 2. Logic Diagram</th> <th>4</th>	Figure 2. Logic Diagram	4
SIGNAL DESCRIPTIONS       6         Address Inputs (A0-A21).       6         Data Input/Output (DQ0-DQ15).       6         Flash Chip Enable (ĒF).       6         Flash Output Enable (ѾF).       6         Flash Write Protect (ѾF).       6         Flash Write Protect (ѾF).       6         Flash Reset (ĀFF).       6         Flash Latch Enable (ŪF).       6         Flash Clock (KF).       6         Flash Wait (WAITF).       6         SRAM Chip Enable inputs (ĒĪS, E2S).       6         SRAM Write Enable (ѾS).       6         SRAM Upper Byte Enable (ŪBS).       6         SRAM Upper Byte Enable (ŪBS).       6         SRAM Lower Byte Enable (ŪBS).       7         VDDF Supply Voltage.       7         VDDS Supply Voltage.       7         VPPF Program Supply Voltage.       7         VPPF Program Supply Voltage.       7         VS Ground.       7         FUNCTIONAL DESCRIPTION       8         Figure 4. Functional Block Diagram       8         Table 2. Main Operating Modes       9         FLASH MEMORY DEVICE       10         SRAM DEVICE       10         Figure 5. Block Diagram       10	<b>y</b>	
Address Inputs (A0-A21).       6         Data Input/Output (DQ0-DQ15).       6         Flash Chip Enable (ĒF).       6         Flash Output Enable (ѾF).       6         Flash Write Enable (ѾF).       6         Flash Write Protect (ѾFF).       6         Flash Reset (℟Fp).       6         Flash Latch Enable (ŪF).       6         Flash Clock (KF).       6         Flash Write WAITF).       6         SRAM Chip Enable inputs (Ē1s, E2s).       6         SRAM Write Enable (ѾS).       6         SRAM Upper Byte Enable (ŪBs).       6         SRAM Lower Byte Enable (ŪBs).       7         V <sub>DDF</sub> Supply Voltage.       7         V <sub>DDS</sub> Supply Voltage.       7         V <sub>DDD</sub> Supply Voltage.       7         V <sub>PPE</sub> Program Supply Voltage.       7         V <sub>SPG</sub> Ground.       7         FUNCTIONAL DESCRIPTION       8         Figure 4. Functional Block Diagram       8         Table 2. Main Operating Modes       9         FLASH MEMORY DEVICE       10         SRAM DEVICE       10         Figure 5. Block Diagram       10	Figure 3. TFBGA Connections (Top view through package)	5
Address Inputs (A0-A21).       6         Data Input/Output (DQ0-DQ15).       6         Flash Chip Enable (ĒF).       6         Flash Output Enable (ѾF).       6         Flash Write Enable (ѾF).       6         Flash Write Protect (WPF).       6         Flash Reset (RPF).       6         Flash Latch Enable (ŪF).       6         Flash Clock (KF).       6         Flash Write WAITF).       6         SRAM Chip Enable inputs (Ē1s, E2s).       6         SRAM Write Enable (ѾS).       6         SRAM Upper Byte Enable (ŪBs).       6         SRAM Lower Byte Enable (ŪBs).       7         VDDF Supply Voltage.       7         VDDS Supply Voltage.       7         VPPE Program Supply Voltage.       7         VPPE Program Supply Voltage.       7         VSG Ground.       7         FUNCTIONAL DESCRIPTION       8         Figure 4. Functional Block Diagram       8         Table 2. Main Operating Modes       9         FLASH MEMORY DEVICE       10         SRAM DEVICE       10         Figure 5. Block Diagram       10	SIGNAL DESCRIPTIONS	6
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	Address Inputs (A0-A21)	F
Flash Chip Enable (Ē <sub>F</sub> ).       6         Flash Output Enable (Ѿ <sub>F</sub> ).       6         Flash Write Protect (ѾF <sub>F</sub> ).       6         Flash Write Protect (ѾF <sub>F</sub> ).       6         Flash Reset (ℝF <sub>F</sub> ).       6         Flash Latch Enable (□ <sub>F</sub> ).       6         Flash Clock (Ҝ <sub>F</sub> ).       6         Flash Wait (WAIT <sub>F</sub> ).       6         SRAM Chip Enable inputs (ǹ <sub>S</sub> , E2 <sub>S</sub> ).       6         SRAM Write Enable (Ѿ <sub>S</sub> ).       6         SRAM Output Enable (Ū <sub>S</sub> ).       6         SRAM Lower Byte Enable (Ū̄ <sub>S</sub> ).       6         SRAM Lower Byte Enable (Ū̄ <sub>S</sub> ).       7         V <sub>DDS</sub> Supply Voltage.       7         V <sub>DDS</sub> Supply Voltage.       7         V <sub>DDQ</sub> Supply Voltage.       7         V <sub>PF</sub> Program Supply Voltage.       7         V <sub>SS</sub> Ground.       7         FUNCTIONAL DESCRIPTION       8         Figure 4. Functional Block Diagram       8         Table 2. Main Operating Modes       9         FLASH MEMORY DEVICE       10         SRAM DEVICE       10         Figure 5. Block Diagram       10		
Flash Output Enable (\$\overline{O}_F\$).       6         Flash Write Enable (\$\overline{W}_F\$).       6         Flash Write Protect (\$\overline{W}_F\$).       6         Flash Reset (\$\overline{R}_F\$).       6         Flash Reset (\$\overline{R}_F\$).       6         Flash Latch Enable (\$\overline{L}_F\$).       6         Flash Wait (WAIT <sub>F</sub> ).       6         SRAM Chip Enable inputs (\$\overline{E}_1\$, E2s).       6         SRAM Write Enable (\$\overline{W}_S\$).       6         SRAM Output Enable (\$\overline{G}_S\$).       6         SRAM Lower Byte Enable (\$\overline{UB}_S\$).       7         VDDF Supply Voltage.       7         VDDS Supply Voltage.       7         VDDS Supply Voltage.       7         VDDQ Supply Voltage.       7         VPPF Program Supply Voltage.       7         VS Ground.       7         FUNCTIONAL DESCRIPTION       8         Figure 4. Functional Block Diagram       8         Table 2. Main Operating Modes       9         FLASH MEMORY DEVICE       10         SRAM DEVICE       10         Figure 5. Block Diagram       10	· · · · · · · · · · · · · · · · · · ·	
Flash Write Enable $(\overline{W}_F)$ .6Flash Write Protect $(\overline{WP}_F)$ .6Flash Reset $(\overline{RP}_F)$ .6Flash Latch Enable $(\overline{L_F})$ .6Flash Clock $(K_F)$ .6Flash Wait (WAIT <sub>F</sub> ).6SRAM Chip Enable inputs $(\overline{E1}_S, E2_S)$ .6SRAM Write Enable $(\overline{W}_S)$ .6SRAM Output Enable $(\overline{W}_S)$ .6SRAM Upper Byte Enable $(\overline{UB}_S)$ .6SRAM Lower Byte Enable $(\overline{UB}_S)$ .7VDDF Supply Voltage.7VDDS Supply Voltage.7VDDQ Supply Voltage.7VPPF Program Supply Voltage.7VPPF Program Supply Voltage.7VSS Ground.7FUNCTIONAL DESCRIPTION8Figure 4. Functional Block Diagram8Table 2. Main Operating Modes9FLASH MEMORY DEVICE10SRAM DEVICE10Figure 5. Block Diagram10	· · · · · · · · · · · · · · · · · · ·	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		
Flash Reset (RP <sub>F</sub> ).       6         Flash Latch Enable (L̄ <sub>F</sub> ).       6         Flash Clock (K <sub>F</sub> ).       6         Flash Wait (WAIT <sub>F</sub> ).       6         SRAM Chip Enable inputs (Ē1 <sub>S</sub> , E2 <sub>S</sub> ).       6         SRAM Write Enable (W̄ <sub>S</sub> ).       6         SRAM Output Enable (Ḡ <sub>S</sub> ).       6         SRAM Upper Byte Enable (ŪB <sub>S</sub> ).       7         SRAM Lower Byte Enable (L̄B̄ <sub>S</sub> ).       7         V <sub>DDF</sub> Supply Voltage.       7         V <sub>DDS</sub> Supply Voltage.       7         V <sub>DDQ</sub> Supply Voltage.       7         V <sub>PPF</sub> Program Supply Voltage.       7         V <sub>PFF</sub> Program Supply Voltage.       7         V <sub>SS</sub> Ground.       7         FUNCTIONAL DESCRIPTION       8         Figure 4. Functional Block Diagram       8         Table 2. Main Operating Modes       9         FLASH MEMORY DEVICE       10         SRAM DEVICE       10         Figure 5. Block Diagram       10		
Flash Clock (KF).       6         Flash Wait (WAITF).       6         SRAM Chip Enable inputs (E1s, E2s).       6         SRAM Write Enable (Ws).       6         SRAM Output Enable (Gs).       6         SRAM Upper Byte Enable (UBs).       7         SRAM Lower Byte Enable (LBs).       7         VDDF Supply Voltage.       7         VDDQ Supply Voltage.       7         VDDQ Supply Voltage.       7         VPPF Program Supply Voltage.       7         VSS Ground.       7         FUNCTIONAL DESCRIPTION       8         Figure 4. Functional Block Diagram       8         Table 2. Main Operating Modes       9         FLASH MEMORY DEVICE       10         SRAM DEVICE       10         Figure 5. Block Diagram       10		
Flash Wait (WAITF)6SRAM Chip Enable inputs ( $\overline{E1}_S$ , $E2_S$ ).6SRAM Write Enable ( $\overline{W}_S$ ).6SRAM Output Enable ( $\overline{G}_S$ ).6SRAM Upper Byte Enable ( $\overline{UB}_S$ ).6SRAM Lower Byte Enable ( $\overline{LB}_S$ ).7 $V_{DDF}$ Supply Voltage.7 $V_{DDS}$ Supply Voltage.7 $V_{DDQ}$ Supply Voltage.7 $V_{PFF}$ Program Supply Voltage.7 $V_{PFF}$ Program Supply Voltage.7 $V_{SS}$ Ground.7FUNCTIONAL DESCRIPTION8Figure 4. Functional Block Diagram8Table 2. Main Operating Modes9FLASH MEMORY DEVICE10SRAM DEVICE10Figure 5. Block Diagram10	Flash Latch Enable ( $\overline{L}_{F}$ )	6
SRAM Chip Enable inputs $(\overline{E1}_S, E2_S)$ .6SRAM Write Enable $(\overline{W}_S)$ .6SRAM Output Enable $(\overline{G}_S)$ .6SRAM Upper Byte Enable $(\overline{UB}_S)$ .6SRAM Lower Byte Enable $(\overline{LB}_S)$ .7 $V_{DDF}$ Supply Voltage.7 $V_{DDS}$ Supply Voltage.7 $V_{DDQ}$ Supply Voltage.7 $V_{PPF}$ Program Supply Voltage.7 $V_{PPF}$ Program Supply Voltage.7 $V_{SS}$ Ground.7FUNCTIONAL DESCRIPTION8Figure 4. Functional Block Diagram8Table 2. Main Operating Modes9FLASH MEMORY DEVICE10SRAM DEVICE10Figure 5. Block Diagram10	Flash Clock (K <sub>F</sub> )	6
SRAM Write Enable $(\overline{W_S})$ .6SRAM Output Enable $(\overline{G_S})$ .6SRAM Upper Byte Enable $(\overline{UB_S})$ .6SRAM Lower Byte Enable $(\overline{LB_S})$ .7 $V_{DDF}$ Supply Voltage.7 $V_{DDS}$ Supply Voltage.7 $V_{DDQ}$ Supply Voltage.7 $V_{PPF}$ Program Supply Voltage.7 $V_{SS}$ Ground.7FUNCTIONAL DESCRIPTION8Figure 4. Functional Block Diagram8Table 2. Main Operating Modes9FLASH MEMORY DEVICE10SRAM DEVICE10Figure 5. Block Diagram10	Flash Wait (WAIT <sub>F</sub> )	6
SRAM Output Enable $(\overline{G_S})$ .6SRAM Upper Byte Enable $(\overline{UB_S})$ .6SRAM Lower Byte Enable $(\overline{LB_S})$ .7 $V_{DDF}$ Supply Voltage.7 $V_{DDS}$ Supply Voltage.7 $V_{DDQ}$ Supply Voltage.7 $V_{PPF}$ Program Supply Voltage.7 $V_{SS}$ Ground.7FUNCTIONAL DESCRIPTIONFigure 4. Functional Block Diagram8Table 2. Main Operating Modes9FLASH MEMORY DEVICESRAM DEVICE10Figure 5. Block Diagram10		
SRAM Upper Byte Enable (UBs).       6         SRAM Lower Byte Enable (LBs).       7         VDDF Supply Voltage.       7         VDDS Supply Voltage.       7         VDDQ Supply Voltage.       7         VPPF Program Supply Voltage.       7         VSS Ground.       7         FUNCTIONAL DESCRIPTION       8         Figure 4. Functional Block Diagram       8         Table 2. Main Operating Modes       9         FLASH MEMORY DEVICE       10         SRAM DEVICE       10         Figure 5. Block Diagram       10		
SRAM Lower Byte Enable (LBs).       7         VDDF Supply Voltage.       7         VDDS Supply Voltage.       7         VDDQ Supply Voltage.       7         VPPF Program Supply Voltage.       7         VSS Ground.       7         FUNCTIONAL DESCRIPTION       8         Figure 4. Functional Block Diagram       8         Table 2. Main Operating Modes       9         FLASH MEMORY DEVICE       10         SRAM DEVICE       10         Figure 5. Block Diagram       10		
VDDF Supply Voltage       7         VDDS Supply Voltage       7         VDDQ Supply Voltage       7         VPPF Program Supply Voltage       7         VSS Ground       7         FUNCTIONAL DESCRIPTION       8         Figure 4. Functional Block Diagram       8         Table 2. Main Operating Modes       9         FLASH MEMORY DEVICE       10         SRAM DEVICE       10         Figure 5. Block Diagram       10	· · · · · · · · · · · · · · · · · · ·	
VDDS Supply Voltage.       7         VDDQ Supply Voltage.       7         VPPF Program Supply Voltage.       7         VSS Ground.       7         FUNCTIONAL DESCRIPTION       8         Figure 4. Functional Block Diagram       8         Table 2. Main Operating Modes       9         FLASH MEMORY DEVICE       10         SRAM DEVICE       10         Figure 5. Block Diagram       10		
VDDQ Supply Voltage.7VPPF Program Supply Voltage.7VSS Ground.7FUNCTIONAL DESCRIPTION8Figure 4. Functional Block Diagram8Table 2. Main Operating Modes9FLASH MEMORY DEVICE10SRAM DEVICE10Figure 5. Block Diagram10	, , , , , , , , , , , , , , , , , , ,	
V <sub>PPF</sub> Program Supply Voltage. 7 V <sub>SS</sub> Ground. 7 <b>FUNCTIONAL DESCRIPTION</b> 8  Figure 4. Functional Block Diagram 8 Table 2. Main Operating Modes 9 <b>FLASH MEMORY DEVICE</b> 10 <b>SRAM DEVICE</b> 10  Figure 5. Block Diagram 10		
V <sub>SS</sub> Ground	117	
FUNCTIONAL DESCRIPTION		
Figure 4. Functional Block Diagram	VSS Ground	1
Table 2. Main Operating Modes	FUNCTIONAL DESCRIPTION	8
FLASH MEMORY DEVICE	Figure 4. Functional Block Diagram	8
SRAM DEVICE	Table 2. Main Operating Modes	Q
SRAM DEVICE		
Figure 5. Block Diagram	FLASH MEMORY DEVICE	0
Figure 5. Block Diagram	SRAM DEVICE	C
SRAM OPERATIONS	g 5. 2.300 2.000	_
	SRAM OPERATIONS1	1
Read	Read	1

# M36W0R6030T0, M36W0R6030B0

	Write       1         Standby/Power-Down       1         Data Retention       1         Output Disable       1	1
MΑ	XIMUM RATING	2
	Table 3. Absolute Maximum Ratings	2
DC	AND AC PARAMETERS1	3
	Table 4. Operating and AC Measurement Conditions	3
	Figure 6. AC Measurement I/O Waveform	
	Figure 7. AC Measurement Load Circuit	
	Table 5. Device Capacitance1	3
	Table 6. Flash Memory DC Characteristics - Currents	4
	Table 7. Flash Memory DC Characteristics - Voltages	
	Table 8. SRAM DC Characteristics	
	Figure 8. Read Mode AC Waveforms, Address Controlled with $UB_S = LB_S = V_{1L} \dots 1$	
	Figure 9. Read AC Waveforms, $\overline{G}_S$ Controlled	
	Figure 10.Standby AC Waveforms	
	Table 9. Read AC Characteristics	
	Figure 11.Write AC Waveforms, E1 <sub>S</sub> or E2 <sub>S</sub> Controlled	
	Figure 12.Write AC Waveforms, $\overline{W}_S$ Controlled, $G_S$ High during Write	
	Figure 13. Write AC Waveforms, Ws Controlled with Gs Low	
	Figure 14.Write AC Waveform, UB <sub>S</sub> and LB <sub>S</sub> Controlled G <sub>S</sub> Low	
	Figure 15.SRAM Low V <sub>DD</sub> Data Retention AC Waveforms, E1 <sub>S</sub> or UB <sub>S</sub> / LB <sub>S</sub> Controlled 2	
	Figure 16.SRAM Low V <sub>DD</sub> Data Retention AC Waveforms, E2 <sub>S</sub> Controlled	
	Table 11. SRAM Low V <sub>DD</sub> Data Retention Characteristic	
DΛ	CKAGE MECHANICAL	2
-		
	Figure 17. Stacked TFBGA88 8x10mm - 8x10 active ball array, 0.8mm pitch, Package Outline 2 Table 12. Stacked TFBGA88 8x10mm - 8x10 ball array, 0.8mm pitch, Package Mechanical Data 2	
PΑ	RT NUMBERING	4
	Table 13. Ordering Information Scheme	4
RE	VISION HISTORY	5
	Table 14. Document Revision History	
		_

#### **SUMMARY DESCRIPTION**

The M36W0R6030T0 and M36W0R6030B0 combine two memory devices in a Multi-Chip Package: a 64-Mbit, Multiple Bank Flash memory, the M58WR064FT/B, and an 8-Mbit SRAM. Recommended operating conditions do not allow more than one memory to be active at the same time.


The memory is offered in a Stacked TFBGA88 (8 x 10mm, 8x10 ball array, 0.8mm pitch) package.

In addition to the standard version, the packages are also available in Lead-free version, in compliance with JEDEC Std J-STD-020B, the ST ECO-PACK 7191395 Specification, and the RoHS (Restriction of Hazardous Substances) directive.

All packages are compliant with Lead-free soldering processes.

is supplied with all the bits erased (set to '1').

Figure 2. Logic Diagram




**Table 1. Signal Names** 

Table 1. Signal Names							
A0-A21 <sup>(1)</sup>	Address Inputs						
DQ0-DQ15	Common Data Input/Output						
$V_{DDF}$	Flash Memory Power Supply						
$V_{DDQ}$	Common Flash and SRAM Power Supply for I/O Buffers						
$V_{PPF}$	Common Flash Optional Supply Voltage for Fast Program and Erase						
V <sub>SS</sub>	Ground						
V <sub>DDS</sub>	SRAM Power Supply						
NC	Not Connected Internally						
DU	Do Not Use as Internally Connected						
Flash Memory	Signals						
Ī <sub>F</sub>	Latch Enable input						
<del>E</del> <sub>F</sub>	Chip Enable input						
G <sub>F</sub>	Output Enable input						
$\overline{\mathbb{W}}_{F}$	Write Enable input						
RP <sub>F</sub>	Reset input						
WP <sub>F</sub>	Write Protect input						
K <sub>F</sub>	Burst Clock						
WAIT <sub>F</sub>	Wait Data in Burst Mode						
SRAM Signals							
E1 <sub>S</sub> , E2 <sub>S</sub>	Chip Enable input						
G <sub>S</sub>	Output Enable input						
$\overline{W}_S$	Write Enable input						
UB <sub>S</sub>	Upper Byte Enable input						
<del>IB</del> s	Lower Byte Enable input						

Note: 1. A21-A19 are not connected to the SRAM component.





#### SIGNAL DESCRIPTIONS

See Figure 2., Logic Diagram and Table 1., Signal Names, for a brief overview of the signals connected to this device.

**Address Inputs (A0-A21).** Addresses A0-A18 are common inputs for the Flash memory and the SRAM components. The other lines (A19-A21) are inputs for the Flash memory component only.

The Address Inputs select the cells in the memory array to access during Bus Read operations. During Bus Write operations they control the commands sent to the Command Interface of the Flash memory Program/Erase Controller or they select the cells to access in the SRAM.

The Flash memory is accessed through the Chip  $\underline{En}$ able signal ( $\overline{E_F}$ ) and through the Write Enable ( $W_F$ ) signal, while the  $SRA\underline{M}$  is accessed through two Chip Enable signals ( $\overline{E1}_S$  and  $\overline{E2}_S$ ) and the Write Enable signal ( $W_S$ ).

**Data Input/Output (DQ0-DQ15).** The Data I/O outputs the data stored at the selected address during a Bus Read operation or inputs a command or the data to be programmed during a Write Bus operation.

Flash Chip Enable ( $\overline{E_F}$ ). The Chip Enable inputs activate the memory control logics, input buffers, decoders and sense amplifiers. When Chip Enable is Low,  $V_{IL}$ , and Reset is High,  $V_{IH}$ , the device is in active mode. When Chip Enable is at  $V_{IH}$  the Flash memory is deselected, the outputs are high impedance and the power consumption is reduced to the standby level.

**Flash Output Enable (G<sub>F</sub>).** The Output Enable pin controls data outputs during Flash memory Bus Read operations.

Flash Write Enable  $(\overline{W_F})$ . The Write Enable controls the Bus Write operation of the Flash memories' Command Interface. The data and address inputs are latched on the rising edge of Chip Enable or Write Enable whichever occurs first.

**Flash Write Protect (WPF).** Write Protect is an input that gives an additional hardware protection for each block. When Write Protect is Low,  $V_{IL}$ , Lock-Down is enabled and the protection status of the Locked-Down blocks cannot be changed. When Write Protect is at High,  $V_{IH}$ , Lock-Down is disabled and the Locked-Down blocks can be locked or unlocked. (Refer to Lock Status Table in M58WR064FT/B datasheet).

**Flash Reset (RPF).** The Reset input provides a hardware reset of the memory. When Reset is at  $V_{IL}$ , the memory is in Reset mode: the outputs are high impedance and the current consumption is reduced to the Reset Supply Current  $I_{DD2}$ . Refer to Table 6., Flash Memory DC Characteristics - Currents for the value of  $I_{DD2}$ . After Reset all blocks

are in the Locked state and the Configuration Register is reset. When Reset is at  $V_{IH}$ , the device is in normal operation. Exiting Reset mode the device enters Asynchronous Read mode, but a negative transition of Chip Enable or Latch Enable is required to ensure valid data outputs.

The Reset pin can be interfaced with 3V logic without any additional circuitry. It can be tied to  $V_{RPH}$  (refer to Table 7., Flash Memory DC Characteristics - Voltages).

**Flash Latch Enable (LF).** Latch Enable latches the address bits on its rising edge. The address latch is transparent when Latch Enable is Low,  $V_{IL}$ , and it is inhibited when Latch Enable is High,  $V_{IH}$ . Latch Enable can be kept Low (also at board level) when the Latch Enable function is not required or supported.

**Flash Clock (K<sub>F</sub>).** The Clock input synchronizes the Flash memory to the microcontroller during synchronous read operations; the address is latched on a Clock edge (rising or falling, according to the configuration settings) when Latch Enable is at  $V_{IL}$ . Clock is don't care during Asynchronous Read and in write operations.

**Flash Wait (WAIT<sub>F</sub>).** WAIT is a Flash output signal used during Synchronous Read to indicate whether the data on the output bus are valid. This output is high impedance when Flash Chip Enable is at  $V_{IH}$  or Flash Reset is at  $V_{IL}$ . It can be configured to be active during the wait cycle or one clock cycle in advance. The WAIT<sub>F</sub> signal is not gated by Output Enable.

SRAM Chip Enable inputs (E1s, E2s). The Chip Enable inputs activate the SRAM memory control logic, input buffers and decoders. E1s at V<sub>IH</sub> with E2s at V<sub>IH</sub> deselects the memory, reducing the power consumption to the standby level, whereas E2s at V<sub>IL</sub> deselects the memory and reduces the power consumption to the Power-down level, regardless of the level of E1s. E1s and E2s can also be used to control writing to the SRAM memory array, while Ws remains at V<sub>IL</sub>. It is not allowed to set  $E_F$  at V<sub>IL</sub>, E1s at V<sub>IL</sub> and E2s at V<sub>IH</sub> at the same time.

**SRAM Write Enable (Ws).** The Write Enable input controls writing to the SRAM memory array. Ws is active low.

**SRAM Output Enable (Gs).** The Output Enable gates the outputs through the data buffe<u>rs</u> during a Read operation of the SRAM memory.  $G_S$  is active low.

**SRAM Upper Byte Enable (UBs).** The Upper Byte Enable input <u>ena</u>bles the upper byte for SRAM (DQ8-DQ15). UBs is active low.

**SRAM Lower Byte Enable (LBs).** The Lower Byte Enable input enables the lower byte for SRAM (DQ0-DQ7). LBs is active low.

 $V_{DDF}$  Supply Voltage.  $V_{DDF}$  provides the power supply to the internal core of the Flash memory component. It is the main power supplies for all Flash memory operations (Read, Program and Erase).

**V<sub>DDS</sub> Supply Voltage.** V<sub>DDS</sub> provides the power supply to the internal core of the SRAM device. It is the main power supply for all SRAM operations.

 $V_{DDQ}$  Supply Voltage.  $V_{DDQ}$  provides the power supply for the Flash Memory and SRAM I/O pins. This allows all Outputs to be powered independently of the Flash Memory and SRAM core power supplies:  $V_{DDF}$  and  $V_{DDS}$ , respectively.

**V<sub>PPF</sub> Program Supply Voltage.** V<sub>PPF</sub> is both a Flash memory control input and a Flash memory power supply pin. The two functions are selected by the voltage range applied to the pin.

If  $V_{PPF}$  is kept in a low voltage range (0V to  $V_{DDQ}$ )  $V_{PPF}$  is seen as a control input. In this case a voltage lower than  $V_{PPLKF}$  gives an absolute protec-

tion against Program or Erase, while V<sub>PPF</sub> > V<sub>PP1F</sub> enables these functions (see Tables 6 and 7, DC Characteristics for the relevant values). V<sub>PPF</sub> is only sampled at the beginning of a Program or Erase; a change in its value after the operation has started does not have any effect and Program or Erase operations continue.

If V<sub>PPF</sub> is in the range of V<sub>PPHF</sub> it acts as a power supply pin. In this condition V<sub>PPF</sub> must be stable until the Program/Erase algorithm is completed.

**Vss Ground.** Vss is the common ground reference for all voltage measurements in the Flash (core and I/O Buffers) and SRAM chips.


Note: Each Flash memory device in a system should have its supply voltage (V<sub>DDF</sub>) and the program supply voltage V<sub>PPF</sub> decoupled with a 0.1µF ceramic capacitor close to the pin (high frequency, inherently low inductance capacitors should be as close as possible to the package). See Figure 7., AC Measurement Load Circuit. The PCB track widths should be sufficient to carry the required V<sub>PPF</sub> program and erase currents.

## **FUNCTIONAL DESCRIPTION**

The Flash memory and SRAM components have separate power supplies but share the same grounds. They are distinguished by three  $\underline{\text{Chi}}$ p Enable inputs:  $\underline{\text{E}}_F$  for the Flash memory and  $\underline{\text{E1}}_S$  and  $\underline{\text{E2}}_S$  for the SRAM.

Recommended operating conditions do not allow more than one device to be active at a time. The most common example is simultaneous read operations on one of the Flash and the SRAM which would result in a data bus contention. Therefore it is recommended to put the other devices in the high impedance state when reading the selected device.

Figure 4. Functional Block Diagram



477

**Table 2. Main Operating Modes** 

able 2. main Operating modes													
Operation	Ē <sub>F</sub>	G <sub>F</sub>	W <sub>F</sub>	L <sub>F</sub>	RP <sub>F</sub>	WAIT <sub>F</sub> <sup>(4)</sup>	E1 <sub>S</sub>	E2 <sub>S</sub>	Gs	Ws	UBS	LB <sub>S</sub>	DQ15-DQ0
Flash Read	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub> <sup>(2)</sup>	V <sub>IH</sub>								Flash Data Out
Flash Write	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub> <sup>(2)</sup>	V <sub>IH</sub>			SRAM	√l must	be dis	abled		Flash Data In
Flash Address Latch	VIL	Х	VIH	V <sub>IL</sub>	V <sub>IH</sub>				Flash Data Out or Hi-Z (3)				
Flash Output Disable	VIL	V <sub>IH</sub>	V <sub>IH</sub>	Х	V <sub>IH</sub>								Flash Hi-Z
Flash Standby	V <sub>IH</sub>	Х	Х	Х	$V_{IH}$	Hi-Z	<i>F</i>	Any SR	RAM m	ode is	allowe	d	Flash Hi-Z
Flash Reset	Х	Х	Х	Х	V <sub>IL</sub>	Hi-Z							Flash Hi-Z
SRAM Read		Flach	mamo	ry must	ha die	ahlad	$V_{IL}$	$V_{IH}$	$V_{IL}$	$V_{IH}$	$V_{IL}$	$V_{IL}$	SRAM data out
SRAM Write		i iasii	memo	iy illust	De dis	abieu	VIL	V <sub>IH</sub>	Х	VIL	VIL	$V_{IL}$	SRAM data in
Output Disable							VIL	VIH	V <sub>IH</sub>	V <sub>IH</sub>	VIL	$V_{IL}$	SRAM Hi-Z
SRAM Standby		Any Flash mode is allowed.				V <sub>IH</sub>	Х	Х	Х	Х	Χ	SRAM Hi-Z	
SIXAIVI Stariuby							Х	VIL	Х	Х	Х	Х	SRAM Hi-Z

Note: 1. X = Don't care.
2. L<sub>F</sub> can be tied to V<sub>IH</sub> if the valid address has been previously latched.
3. Depends on G<sub>F</sub>.
4. WAIT signal polarity is configured using the Set Configuration Register command. Refer to M58WR064FT/B datasheet for details.

## **FLASH MEMORY DEVICE**


The M36W0R6030T0 and M36W0R6030B0 contain a 64 Mbit Flash memory. For detailed information on how to use it, see the M58WR064FT/B

datasheet which is available from your local STMicroelectronics distributor.

## **SRAM DEVICE**

The M36W0R6030T0 and M36W0R6030B0 contain an 8 Mbit SRAM. It is described in this section.

Figure 5. Block Diagram



#### **SRAM OPERATIONS**

There are five standard operations that control the device. These are Read, Write, Standby/Powerdown, Data Retention and Output Disable.

**Read.** Read operations are used to output the contents of the SRAM Array.

The device is in Byte Read mode whenever Write Enable,  $W_S$ , is at  $V_{IH}$ , Output Enable,  $G_S$ , is at  $V_{IL}$ , Chip Enable,  $E1_S$ , is at  $V_{IL}$ , Chip Enable,  $E2_S$ , is at  $V_{IH}$ , and  $UB_S$  or  $LB_S$  is at  $V_{IL}$ .

The device is in Word Read mode whenever Write Enable,  $W_S$ , is at  $V_{IH}$ , Output Enable,  $G_S$ , is at  $V_{IL}$ , Byte Enable inputs UB<sub>S</sub> and LB<sub>S</sub> are both at  $V_{IL}$  and the two Chip Enable inputs, E1<sub>S</sub>, and E2<sub>S</sub> are Don't Care.

The Read and Standby AC Waveforms are shown in Figures 9 and 10, respectively and the parameters are given in Table 9., Read AC Characteristics.

**Write.** Write operations are used to write data to the SRAM. The device is in Write mode whenever  $W_S$ , E1s and UBs and/or LBs are at  $V_{IL}$ , and E2s is at  $V_{IH}$ . All these signals must be asserted to initiate a Write cycle. The data is latched on the falling edge of E1s, the rising edge of E2s, the falling edge of WB, or the falling edge of UBs and/or LBs, whichever occurs last. The Write cycle will terminate on the rising edge of E1s, the rising edge of WS, the rising edge of UBs and/or LBs, or the falling edge of E2s, whichever occurs first. The time

ings are referenced to the signal that terminates the Write cycle.

The outputs are disabled during Write cycles (whenever E1<sub>S</sub>, at  $V_{IL}$ , E2<sub>S</sub> at  $V_{IH}$ , and  $W_S$  at  $V_{IL}$ ). The Write AC Waveforms are shown in Figures 11, 12, 13 and 14, while Table 10. gives the Write AC Characteristics.

**Standby/Power-Down.** The device automatically enters the Standby/Power-Down mode when DQ0-DQ15 are not toggling, reducing the power consumption to the Standby level,  $I_{SB}$ .

The device is also in Standby/Power-Down mode whenever E1<sub>S</sub> is at  $V_{IH}$ , E2<sub>S</sub> is at  $V_{IL}$  or both UB<sub>S</sub> and LB<sub>S</sub> are at  $V_{IH}$ . The outputs then become high impedance.

The Standby AC Waveforms are shown in Figure 10. See Table 9., Read AC Characteristics, for timings.

**Data Retention.** The data retention mode is entered  $t_{CDR}$  after de-asserting E1<sub>S</sub>, E2<sub>S</sub> or UB<sub>S</sub> and LB<sub>S</sub>. The data retention performance as  $V_{DD}$  goes down to  $V_{DR}$  is described in Table 11., Figures 15 and 16, SRAM Low  $V_{DD}$  Data Retention AC Waveforms, E1<sub>S</sub> or UB<sub>S</sub> / LB<sub>S</sub> Controlled and SRAM Low  $V_{DD}$  Data Retention AC Waveforms, E2<sub>S</sub> Controlled, respectively.

**Output Disable.** The <u>device</u> is in the Output Disable mode whenever  $\overline{G}_S$ , is at  $V_{IH}$ . In this mode, DQ0-DQ15 are high impedance.

**477** 

#### **MAXIMUM RATING**

Stressing the device above the rating listed in the Absolute Maximum Ratings table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not im-

plied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents

**Table 3. Absolute Maximum Ratings** 

Symbol	Parameter	V	alue	Unit
Symbol	Farameter	Min	Max	- Offic
T <sub>A</sub>	Ambient Operating Temperature	-40	85	°C
T <sub>BIAS</sub>	Temperature Under Bias	-40	125	°C
T <sub>STG</sub>	Storage Temperature	-65	155	°C
T <sub>LEAD</sub>	Lead Temperature during Soldering		(1)	°C
V <sub>IO</sub>	Input or Output Voltage	-0.5	V <sub>DDQ</sub> +0.6	V
$V_{DDF}$	Flash Memory Core Supply Voltage	-0.2	2.45	V
$V_{DDQ}$	Input/Output Supply Voltage	-0.2	2.45	V
V <sub>DDS</sub>	SRAM Supply Voltage	-0.2	2.4	V
V <sub>PPF</sub>	Flash Memory Program Voltage	-0.2	14	V
lo	Output Short Circuit Current		100	mA
t <sub>VPPFH</sub>	Time for V <sub>PPF</sub> at V <sub>PPFH</sub>		100	hours

Note: 1. Compliant with the JEDEC Std J-STD-020B (for small body, Sn-Pb or Pb assembly), the ST ECOPACK<sup>®</sup> 7191395 specification, and the European directive on Restrictions on Hazardous Substances (RoHS) 2002/95/EU.

## DC AND AC PARAMETERS

This section summarizes the operating measurement conditions, and the DC and AC characteristics of the device. The parameters in the DC and AC characteristics Tables that follow, are derived from tests performed under the Measurement

Conditions summarized in Table 4., Operating and AC Measurement Conditions. Designers should check that the operating conditions in their circuit match the operating conditions when relying on the quoted parameters.

**Table 4. Operating and AC Measurement Conditions** 

Parameter	Flash I	Memory	SR	Unit	
raiametei	Min	Max	Min	Max	
V <sub>DDF</sub> Supply Voltage	1.7	1.95	_	-	V
V <sub>DDS</sub> Supply Voltage	-	-	1.7	1.95	V
V <sub>DDQ</sub> Supply Voltage	1.7	1.95	_	_	V
V <sub>PPF</sub> Supply Voltage (Factory environment)	11.4	12.6	_	_	V
V <sub>PPF</sub> Supply Voltage (Application environment)	-0.4	V <sub>DDQ</sub> +0.4	_	-	V
Ambient Operating Temperature	-40	85	-40	85	°C
Load Capacitance (C <sub>L</sub> )	3	30	3	0	pF
Output Circuit Resistors (R <sub>1</sub> , R <sub>2</sub> )	16	6.7	16	6.7	kΩ
Input Rise and Fall Times		5		2	ns
Input Pulse Voltages	0 to	$V_{DDQ}$	0 to	V <sub>DDS</sub>	V
Input and Output Timing Ref. Voltages	V <sub>DI</sub>	<sub>DQ</sub> /2	V <sub>DI</sub>	<sub>DS</sub> /2	V

Figure 6. AC Measurement I/O Waveform





Figure 7. AC Measurement Load Circuit



**Table 5. Device Capacitance** 

Symbol	Parameter	Test Condition	Min	Max	Unit
C <sub>IN</sub>	Input Capacitance	$V_{IN} = 0V$		12	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V		15	pF

Note: Sampled only, not 100% tested.

# M36W0R6030T0, M36W0R6030B0

**Table 6. Flash Memory DC Characteristics - Currents** 

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
I⊔	Input Leakage Current	$0V \le V_{IN} \le V_{DDQ}$			±1	μA
ILO	Output Leakage Current	$0V \le V_{OUT} \le V_{DDQ}$			±1	μA
I <sub>DD1</sub>	Supply Current Asynchronous Read (f=6MHz)	$\overline{E} = V_{IL}, \overline{G} = V_{IH}$		3	6	mA
		4 Word		7	16	mA
	Supply Current	8 Word		10	18	mA
	Synchronous Read (f=54MHz)	16 Word		12	22	mA
		Continuous		13	25	mA
		4 Word		8	17	mA
	Supply Current	8 Word		11	20	mA
	Synchronous Read (f=66MHz)	16 Word		14	25	mA
		Continuous		16	30	mA
I <sub>DD2</sub>	Supply Current (Reset)	$\overline{RP} = V_{SS} \pm 0.2V$		10	50	μA
I <sub>DD3</sub>	Supply Current (Standby)	$\overline{E} = V_{DD} \pm 0.2V$		10	50	μA
I <sub>DD4</sub>	Supply Current (Automatic Standby)	$\overline{E} = V_{IL}, \overline{G} = V_{IH}$		10	50	μA
I <sub>DD5</sub> <sup>(1)</sup> -	Cunnity Current (Drogram)	V <sub>PP</sub> = V <sub>PPH</sub>		8	15	mA
	Supply Current (Program)	$V_{PP} = V_{DD}$		10	20	mA
	Supply Current (Frees)	V <sub>PP</sub> = V <sub>PPH</sub>		8	15	mA
	Supply Current (Erase)	$V_{PP} = V_{DD}$		10	20	mA
I <sub>DD6</sub> (1,2)	Supply Current	Program/Erase in one Bank, Asynchronous Read in another Bank		13	26	mA
IDD6 (',=/	(Dual Operations)	Program/Erase in one Bank, Synchronous Read in another Bank		23	45	mA
I <sub>DD7</sub> <sup>(1)</sup>	Supply Current Program/ Erase Suspended (Standby)	$\overline{E} = V_{DD} \pm 0.2V$		10	50	μA
	V <sub>PP</sub> Supply Current (Program)	$V_{PP} = V_{PPH}$		2	5	mA
I <sub>PP1</sub> <sup>(1)</sup>	VPP Supply Suitell (Flogialli)	$V_{PP} = V_{DD}$		0.2	5	μA
IPP1 <sup>\\\\</sup>	V Supply Current (Frees)	V <sub>PP</sub> = V <sub>PPH</sub>		2	5	mA
	V <sub>PP</sub> Supply Current (Erase)	$V_{PP} = V_{DD}$		0.2	5	μA
I <sub>PP2</sub>	V <sub>PP</sub> Supply Current (Read)	$V_{PP} \le V_{DD}$		0.2	5	μA
I <sub>PP3</sub> <sup>(1)</sup>	V <sub>PP</sub> Supply Current (Standby)	$V_{PP} \le V_{DD}$		0.2	5	μA

Note: 1. Sampled only, not 100% tested.
2. V<sub>DDF</sub> Dual Operation current is the sum of read and program or erase currents.


**Table 7. Flash Memory DC Characteristics - Voltages** 

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
V <sub>IL</sub>	Input Low Voltage		-0.5		0.4	V
V <sub>IH</sub>	Input High Voltage		V <sub>DDQ</sub> -0.4		V <sub>DDQ</sub> + 0.4	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 100μA			0.1	V
Voн	Output High Voltage	$I_{OH} = -100 \mu A$	V <sub>DDQ</sub> -0.1			V
V <sub>PP1</sub>	V <sub>PP</sub> Program Voltage-Logic	Program, Erase	1.1	1.8	3.3	V
V <sub>PPH</sub>	V <sub>PP</sub> Program Voltage Factory	Program, Erase	11.4	12	12.6	V
V <sub>PPLK</sub>	Program or Erase Lockout				0.4	V
V <sub>LKO</sub>	V <sub>DD</sub> Lock Voltage		1			V
V <sub>RPH</sub>	RP pin Extended High Voltage				3.3	V

## **Table 8. SRAM DC Characteristics**


Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
ILI	Input Leakage Current	$0V \le V_{IN} \le V_{DD}$			±1	μA
I <sub>LO</sub>	Output Leakage Current	$0V \le V_{OUT} \le V_{DD}$ , Output disabled			±1	μA
Ipps	V <sub>DD</sub> Standby Current	$\label{eq:controller} \begin{split} \overline{\overline{E1}}_S &\geq V_{DD} - 0.2 \text{V or } E2_S \leq 0.2 \text{V} \\ V_{IN} &\geq V_{DD} - 0.2 \text{V or } V_{IN} \leq 0.2 \text{V} \\ f &= f_{max} \text{ (Address and Data inputs only)} \\ f &= 0  (\overline{G}_S, \overline{W}_S, \overline{UB}_S \text{ and } \overline{LB}_S) \end{split}$		2	25	μΑ
		$\overline{E1}_S \ge V_{DD} - 0.2V \text{ or } E2_S \le 0.2V$ $V_{IN} \ge V_{DD} - 0.2V \text{ or } V_{IN} \le 0.2V$ $f = 0, \ V_{DD}(max)$		2	25	μΑ
1	Cumply Cumpant	$f = f_{max} = 1/t_{AVAV}$ , CMOS levels $V_{DD} = V_{DD}(max)$		8	15	mA
I <sub>DD</sub>	Supply Current	I <sub>OUT</sub> = 0 mA, f = 1MHz, CMOS levels		1	5	mA
V <sub>IL</sub>	Input Low Voltage		-0.2		0.4	V
V <sub>IH</sub>	Input High Voltage		1.4		V <sub>DD</sub> +0.2	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 0.1mA, V <sub>DD</sub> = 1.65V			0.2	V
Voн	Output High Voltage	$I_{OH} = -0.1$ mA, $V_{DD} = 1.65$ V	1.4			V

Figure 8. Read Mode AC Waveforms, Address Controlled with  $\overline{\text{UB}}_{\text{S}} = \overline{\text{LB}}_{\text{S}} = \text{V}_{\text{IL}}$ 




Note:  $\overline{E1}_S$  = Low,  $E2_S$  = High,  $\overline{G}_S$  = Low,  $\overline{W}_S$  = High.

Figure 9. Read AC Waveforms, GS Controlled



Note: 1.  $\overline{UB}_S$ ,  $\overline{LB}_S$  means both  $\overline{UB}_S$  and  $\overline{LB}_S$ . 2. Write Enable ( $\overline{W}_S$ ) = High. Address Valid prior to or at the same time as  $\overline{E1}_S$  and  $\overline{UB}_S$ ,  $\overline{LB}_S$  go Low and  $E2_S$  goes High.

Figure 10. Standby AC Waveforms



**Table 9. Read AC Characteristics** 

0	A 14	Barrantan	M36W0R6030T0	, M36W0R6030B0	
Symbol	Alt	Parameter	Min	Max	Unit
t <sub>AVAV</sub> t <sub>E1LE1H</sub> t <sub>E2HE2L</sub>	t <sub>RC</sub>	Read Cycle Time	70		ns
t <sub>AVQV</sub>	t <sub>AA</sub>	Address Valid to Output Valid		70	ns
t <sub>AVQX</sub>	t <sub>OHA</sub>	Address Transition to Output Transition	10		ns
t <sub>BHQZ</sub> (2)	t <sub>HZBE</sub>	Byte Enable High to Data Hi-Z		25	ns
t <sub>BLQV</sub>	t <sub>DBE</sub>	Byte Enable Low to Data Valid		70	ns
t <sub>BLQX</sub> (2)	t <sub>LZBE</sub>	Byte Enable Low to Data Transition	5		ns
t <sub>E1HQZ</sub>	tHZCE	Chip Enable 1 High or Chip Enable 2 Low to Data Hi-Z		25	ns
t <sub>E1LQV</sub> t <sub>E2HQV</sub>	t <sub>ACE</sub>	Chip Enable 1 Low or Chip Enable 2 High to Data Valid		70	ns
t <sub>E1LQX</sub> t <sub>E2HQX</sub>	t <sub>LZCE</sub>	Chip Enable 1 Low or Chip Enable 2 High to Data Transition	10		ns
t <sub>GHQZ</sub>	t <sub>HZOE</sub>	Output Enable High to Data Hi-Z		25	ns
t <sub>GLQV</sub>	t <sub>DOE</sub>	Output Enable Low to Data Valid		35	ns
t <sub>GLQX</sub>	tLZOE	Output Enable Low to Data Transition	5		ns
t <sub>PD</sub> <sup>(1)</sup>		Chip Enable 1 High or Chip Enable 2 Low to Power Down		70	ns
t <sub>PU</sub> <sup>(1)</sup>		Chip Enable 1 Low or Chip Enable 2 High to Power Up	0		ns

Note: 1. Sampled only. Not 100% tested.

2. Whatever the temperature and voltage, t<sub>E1HDZ</sub> and t<sub>E2LDZ</sub> are less than t<sub>E1LDX</sub> and t<sub>E2HDX</sub>; t<sub>BHDZ</sub> is less than t<sub>BLDX</sub> and, t<sub>GHDZ</sub> is less than  $t_{\text{GHDX}}$ .




Figure 11. Write AC Waveforms,  $\overline{E1}_S$  or  $E2_S$  Controlled

Note: 1.  $\overline{W}_S$ ,  $\overline{E1}_S$ ,  $E2_S$  and  $\overline{UB}_S$ ,  $\overline{LB}_S$  must be asserted to initiate a write cycle.

The I/O pins are in output mode and input signals should not be applied.
 If E1<sub>S</sub>, E2<sub>S</sub> and W<sub>S</sub> are deasserted at the same time, DQ0-DQ15 remain high impedance.
 UB<sub>S</sub>, LB<sub>S</sub> means both UB<sub>S</sub> and LB<sub>S</sub>.

4




Figure 12. Write AC Waveforms,  $\overline{W}_S$  Controlled,  $\overline{G}_S$  High during Write

Note: 1.  $\overline{W}_S$ ,  $\overline{E1}_S$ ,  $E2_S$  and  $\overline{UB}_S$ ,  $\overline{LB}_S$  must be asserted to initiate a write cycle.

2. The I/O pins are in output mode and input signals should not be applied.

3. If  $\overline{E1}_S$ ,  $E2_S$  and  $\overline{W}_S$  are deasserted at the same time, DQ0-DQ15 remain high impedance.

4.  $\overline{UB}_S$ ,  $\overline{LB}_S$  means both  $\overline{UB}_S$  and  $\overline{LB}_S$ .




Figure 13. Write AC Waveforms,  $\overline{W}_S$  Controlled with  $\overline{G}_S$  Low

Note: 1. During this period, the I/O pins are in output mode and input signals should not be applied.

If E1s, E2s and Ws are deasserted at the same time, DQ0-DQ15 remain high impedance.
 UBs, LBs means both UBs and LBs.




Figure 14. Write AC Waveform, UB<sub>S</sub> and LB<sub>S</sub> Controlled G<sub>S</sub> Low

Note: 1. If  $\overline{E1}_S$ ,  $E2_S$  and  $\overline{W}_S$  are deasserted at the same time, DQ0-DQ15 remain high impedance.

2. The I/O pins are in output mode and input signals should not be applied.

3. UBs, LBs means both UBs and LBs.

**Table 10. Write AC Characteristics** 

Comple at	A 14	Dovernator	M36W0R6030T0	M36W0R6030T0, M36W0R6030B0			
Symbol	Alt	Parameter	Min	Max	Unit		
t <sub>AVAV</sub>	t <sub>WC</sub>	Write Cycle Time	70		ns		
tave1L, tave2H, tavwl tavbl	t <sub>SA</sub>	Address Valid to Beginning of Write	0		ns		
tavwh tave1h tave2l tavbh	t <sub>AW</sub>	Address Valid to Write Enable High	60		ns		
t <sub>BLWH</sub> t <sub>BLE1H</sub> t <sub>BLE2L</sub> t <sub>BLBH</sub>	t <sub>BW</sub>	UB <sub>S</sub> , LB <sub>S</sub> Valid to End of Write	60		ns		
t <sub>DVE1H</sub> , t <sub>DVE2L</sub> , t <sub>DVWH</sub> t <sub>DVBH</sub>	t <sub>SD</sub>	Input Valid to End of Write	30		ns		
t <sub>E1HAX</sub> , t <sub>E2LAX</sub> , t <sub>WHAX</sub> t <sub>BHAX</sub>	t <sub>HA</sub>	End of Write to Address Change	0		ns		
t <sub>E1HDX</sub> , t <sub>E2LDX</sub> , t <sub>WHDX</sub> t <sub>BHDX</sub>	tHD	Data Transition to End of Write	0		ns		
te1LE1H, te2HE2L, te1LWH te2HWH te1LBH, te2HBH	tsce	Chip Enable 1 Low or Chip Enable 2 High to End of Write	60		ns		
t <sub>GHDZ</sub>	tHZOE	Output Enable High to Output Hi-Z		25	ns		
t <sub>WHDZ</sub> <sup>(1)</sup>	t <sub>LZWE</sub>	Write Enable High to Input Transition	10		ns		
t <sub>WLDZ</sub> (1)	t <sub>HZWE</sub>	Write Enable Low to Output Hi-Z		25	ns		
t <sub>WLWH</sub> t <sub>WLE1H</sub> t <sub>WLE2L</sub> t <sub>WLBH</sub>	t <sub>PWE</sub>	Write Enable Pulse Width	50		ns		

Note: 1. Whatever the temperature and voltage,  $t_{WLDZ}$  is less than  $t_{WHDX}$ .

Figure 15. SRAM Low  $V_{DD}$  Data Retention AC Waveforms,  $\overline{E1}_S$  or  $\overline{UB}_S$  /  $\overline{LB}_S$  Controlled




Figure 16. SRAM Low  $V_{DD}$  Data Retention AC Waveforms, E2 $_{\mbox{\scriptsize S}}$  Controlled




Table 11. SRAM Low V<sub>DD</sub> Data Retention Characteristic

Symbol	Parameter	Test Condition	Min	Max	Unit
I <sub>DDDR</sub>	Supply Current (Data Retention)	$V_{DDS} = 1.0V, \overline{E1}_S \ge V_{DDS} - 0.2V$ or $E2_S \le 0.2V,$ $V_{IN} \ge V_{DDS} - 0.2V$ or $V_{IN} \le 0.2V$		10	μA
$V_{DR}$	Supply Voltage (Data Retention)		1.0		V
t <sub>CDR</sub>	Chip Disable to Power Down		0		ns
t <sub>R</sub>	Operation Recovery Time		70		ns

Note: 1. Sampled only. Not 100% tested.

## **PACKAGE MECHANICAL**

D1 ОΦ 0000000 0000000 SE Е E2 E1 00000000 BALL "A1" ddd FΕ FE1 BGA-Z42

Figure 17. Stacked TFBGA88 8x10mm - 8x10 active ball array, 0.8mm pitch, Package Outline

Note: Drawing is not to scale.

Table 12. Stacked TFBGA88 8x10mm - 8x10 ball array, 0.8mm pitch, Package Mechanical Data


Symbol	millimeters			inches		
	Тур	Min	Max	Тур	Min	Max
А			1.200			0.0472
A1		0.200			0.0079	
A2	0.850			0.0335		
b	0.350	0.300	0.400	0.0138	0.0118	0.0157
D	8.000	7.900	8.100	0.3150	0.3110	0.3189
D1	5.600			0.2205		
ddd			0.100			0.0039
Е	10.000	9.900	10.100	0.3937	0.3898	0.3976
E1	7.200			0.2835		
E2	8.800			0.3465		
е	0.800	-	-	0.0315	_	_
FD	1.200			0.0472		
FE	1.400			0.0551		
FE1	0.600			0.0236		
SD	0.400			0.0157		
SE	0.400			0.0157		

47/ 23/26

#### **PART NUMBERING**

#### **Table 13. Ordering Information Scheme**

E = Lead-free and RoHS Package, Standard Packing F = Lead-free and RoHS Package, Tape & Reel Packing



Devices are shipped from the factory with the memory content bits erased to '1'. For a list of available options (Speed, Package, etc.) or for further information on any aspect of this device, please contact the ST-Microelectronics Sales Office nearest to you.

**477** 

# **REVISION HISTORY**

**Table 14. Document Revision History** 

Date	Version	Revision Details
03-Jul-2003	1.0	First Issue
12-Nov-2003	2.0	Part numbers M36W0R6020T0 and M36W0R6020T0 removed (4Mb SRAM part removed), Figures 2, 4 and 5 modified accordingly.  0.15µm SRAM technology upgraded with new 0.13µm technology (see Table 13., Ordering Information Scheme).  Flash memory device M30W0T6000(T/B)0 replaced by the M58WR064E(T/B). Product promoted from Product Preview to Preliminary Data.
28-Jul-2004	3.0	0.15µm Flash memory technology replaced by 0.13µm technology (M58WR064ET/B replaced by M58WR064FT/B, Table 6., Flash Memory DC Characteristics - Currents and Table 7., Flash Memory DC Characteristics - Voltages updated accordingly). Package specifications (Table 12.) updated and E and F lead-free options added to Table 13., Ordering Information Scheme.
10-Dec-2004	4.0	Document status promoted from Preliminary Data to full Datasheet.  IDD6 parameter for Program/Erase in one Bank, Synchronous Read in another Bank modified in Table 6., Flash Memory DC Characteristics - Currents. VDDQ max modified in Table 3., Absolute Maximum Ratings.  TFBGA88 package fully compliant with the ST ECOPACK specification.

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics. ECOPACK is a registered trademark of STMicroelectronics. All other names are the property of their respective owners

© 2004 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com