


## LECTURE 1

## INTRODUCTION AND LUMPED CIRCUIT ABSTRACTION

V-I Relationship



V-i relationship for resistor

$$v = i \cdot R$$

Lumped Matter Discipline

$$\frac{\partial \phi_B}{\partial t} = 0$$

$$\frac{\partial q}{\partial t} = 0 \quad \text{charge}$$

speed &lt; c (speed of light)

KVL Kirchhoff Voltage Law

$$\sum_j v_j = 0$$

KCL Kirchhoff Current Law


$$\sum_j i_j = 0$$

power consumed:  $v \cdot i$ 


## LECTURE 2

## BASIC CIRCUIT ANALYSIS METHODS


Associated Variables Discipline



current entering by the positive terminal

power consumed  $v \cdot i > 0$ 

$$v = i \cdot R$$



$$v = V_0$$



$$i = I_0$$

Method 1: KVL, KCL, element relationship v-i

Method 2: Element combination rules

$$\text{---} R = \sum_j R_j$$

$$\text{---} V = \sum_j V_j$$

$$\left. \begin{array}{c} \text{---} \\ \text{---} \end{array} \right\} G = \frac{1}{R} = \sum_j G_j$$


$$\left. \begin{array}{c} \downarrow \\ \downarrow \end{array} \right\} I = \sum_j I_j$$

Method 3: Node Analysis

1. Select reference node = ground
2. Label remaining nodes
3. Write KCL for all but ground node
4. Solve for node voltages
5. Solve for branch currents

## LECTURE 3

## SUPERPOSITION, THEVENIN & NORTON





$$\frac{e-V}{R_1} + \frac{e}{R_2} - I = 0 \quad \left(\frac{1}{R_1} + \frac{1}{R_2}\right)e = \frac{1}{R_1}V + I$$

$$e = \frac{R_2}{R_1+R_2} \cdot V + \frac{R_1 R_2}{R_1+R_2} \cdot I \quad \text{linear}$$

Method 4:

SUPERPOSITION



1. Find responses to each source alone
2. Sum individual responses



Method 5:

Thévenin equivalent network

Norton equivalent network



$$I_N = \frac{V_{TH}}{R_{TH}}$$

Superposition, Thévenin, Norton ONLY for linear networks




## LECTURE 4

## THE DIGITAL ABSTRACTION

Value discretization

HIGH  
5V  
TRUE  
1

LOW  
0V  
FALSE  
0



"1" noise margin

"0" noise margin

$$V_{OH} - V_{IH}$$

$$V_{IL} - V_{OL}$$

$V_{OH}, V_{OL}, V_{IH}, V_{IL}$   
STATIC  
DISCIPLINE


Boolean logic

X	Y	X AND Y
0	0	0
0	1	0
1	0	0
1	1	1

X	NOT X
0	1
1	0

X	Y	X OR Y
0	0	0
0	1	1
1	0	1
1	1	1

BUFFER





NAND



NOR

Number representation











# LECTURE 5

## INSIDE THE DIGITAL GATE




Abstract 'switch' device





## THE MOSFET DEVICE





Switch model (S model) of the MOSFET



## Switch Resistor (SR model) of the MOSFET



ON state




$\frac{RON}{RL + RON} < VOL$  for static discipline

SR model 'ON' state is Linear!

## LECTURE 6

## NONLINEAR CIRCUITS






Method 1: Analytical

Method 2: Graphical



Method 3: Piece wise linear

Incremental Analysis: Small Signal Method



## LECTURE 7


## INCREMENTAL ANALYSIS




$$i_D = f(V_D) + \left. \frac{df(V_D)}{dV_D} \right|_{V_D=V_D} \cdot \Delta V_D + \dots$$

constant w.r.t.  $\Delta V_D$

$I_D + G \cdot v_i$  SLOPE at  $I_D, V_D$




Circuit view



## SMALL CIRCUIT METHOD

1. Find BIAS point (large signal anal)
2. Develop linearized model for each element at BIAS
3. Solve linear circuit

SOURCES IN SMALL SIGNAL CIRCUIT



TOPOLOGY OF THE CIRCUIT REMAINS THE SAME!!!  
JUST REPLACE THE ELEMENTS




# LECTURE 8

## DEPENDENT SOURCES & AMPLIFIERS

VCCS Voltage Controlled Current Source  $i_D = f(V_I)$

CCCS  $i_D = f(i_I)$  CCVS, VCVS so on so forth


example



$$i_D = \frac{K}{2} (V_{IN} - 1)^2 \quad V_{IN} \geq 1$$

$$i_D = 0 \quad V_{IN} < 1$$




$$V_O = V_S - i_D \cdot R_L = \begin{cases} V_S - \frac{K}{2} (V_{IN} - 1)^2 \cdot R_L & V_{IN} \geq 1 \\ V_S & V_{IN} < 1 \end{cases}$$



### SUPERPOSITION WITH DEPENDENT SOURCES



- Leave all dependent sources
- Solve for one independent source at time

AMPLIFIERS: Key to noise immunity




Minimum amplification required

$$\frac{R'}{R} = \frac{V_{OH} - V_{OL}}{V_{IH} - V_{IL}}$$



$$\frac{\Delta V_O}{\Delta V_I} \geq 1 \text{ amplification}$$




VCCS real behaviour





# LECTURE 9

## MOSFET SCS MODEL & AMPLIFIER

Real MOSFET behaviour




SWITCH CURRENT SOURCE  
SCS Model



$$V_{GS} < V_T \quad \text{OFF STATE} \quad \left| \quad \begin{array}{l} V_{GS} \geq V_T \\ V_{DS} \geq V_{GS} - V_T \end{array} \quad i_{DS} = \frac{k}{2} (V_{GS} - V_T)^2 \quad \text{VCCS!}$$

SR Model  $\rightarrow$  Digital designs  $C_{TOFF} = 0$   $TRIODE = 1$

SCS Model  $\rightarrow$  Analog designs



$$i_D = \frac{k}{2} (V_I - V_T)^2 \quad V_O = V_S - i_D R_L$$

only in saturation region



SATURATION REGION DISCIPLINE:

$$V_{GS} = V_I \geq V_T$$

$$V_{DS} = V_O \geq V_{GS} - V_T = V_I - V_T$$

SMALL SIGNAL ANALYSIS


① LARGE SIGNAL: DC BIAS



SOLVE FOR  $V_O$

load line

$$i_{DS} = \frac{V_S}{R_L} - \frac{V_O}{R_L}$$




valid region for saturation discipline



# LECTURE 10

## AMPLIFIERS: REVISITING SMALL SIGNAL TRICK



$$V_O = V_S - \frac{k}{2} (V_I - V_T)^2 \cdot R_L$$

- ① Find BIAS operating point
- ② Linearize  $V_I = V_I + v_i$

$$V_O = V_S - \frac{k}{2} (V_I + v_i - V_T)^2 \cdot R_L =$$

$$= \underbrace{V_S - \frac{k}{2} (V_I - V_T)^2 R_L}_{V_O} - k(V_I - V_T) R_L \cdot v_i - \frac{k}{2} v_i^2 R_L$$

NEGLECT  $\frac{k}{2} v_i^2 R_L$

$$V_{out} = - \underbrace{k(V_I - V_T) R_L}_{g_m} \cdot v_i$$

$g_m$  — trans conductance

OTHER WAY:

$$\left. \frac{dV_O}{dV_I} \right|_{V_I = V_I}$$



$$A = g_m \cdot R_L$$

$$V_O = -A v_i$$

# LECTURE 11

## SMALL SIGNAL CIRCUITS

- from lecture 7
- ① Find BIAS point
  - ② Linearize elements, topology remains
  - ③ Solve linear circuit




$$I_{DS} = \frac{k}{2} (V_{GS} - V_T)^2 = f(V_{GS})$$

$$I_{DS} = \left. \frac{\partial f}{\partial V_{GS}} \right|_{V_{GS} = V_{GS}} \cdot V_{GS} = \underbrace{k(V_{GS} - V_T)}_{g_m} \cdot v_{gs}$$


$g_m$  transconductance

LARGE SIGNAL



$$I_{DS} = \frac{k}{2} (V_{GS} - V_T)^2$$

SMALL SIGNAL



$$I_{DS} = g_m \cdot v_{gs}$$

$v_i \rightarrow$  only for this case


$$V_O = -I_{DS} \cdot R_L = -g_m \cdot R_L \cdot v_{gs}$$

$$= -A \cdot v_i$$


# LECTURE 12

## CAPACITORS & FIRST ORDER CIRCUITS

Physical Structure of a MOSFET




Linear Capacitor




$$C = \frac{\epsilon A}{d}$$

Energy/Memory


$$P = V \cdot i = C \cdot V \cdot \frac{dV}{dt} = \frac{d}{dt} \left( \frac{1}{2} C V^2 \right)$$






Capacitor & Current Source



RC Circuit



$$V_C = (V_0 - V_I) e^{-t/RC} + V_I = V(0) \cdot e^{-t/RC} + V(\infty) (1 - e^{-t/RC})$$



delay!

