```
1 #ifndef TIMER H
2 #define TIMER_H
3
5
6
   * Timer library for AVR-GCC.
7
   * ATmega328P (Arduino Uno), 16 MHz, AVR 8-bit Toolchain 3.6.2
8
9
   * Copyright (c) 2019-2020 Tomas Fryza
   * Dept. of Radio Electronics, Brno University of Technology, Czechia
   * This work is licensed under the terms of the MIT license.
11
12
   13
14
15 /**
   * @file timer.h
16
   * @brief Timer library for AVR-GCC.
17
18
   * @details
19
20
   * The library contains macros for controlling the timer modules.
21
22
   * @note
23
   * Based on Microchip Atmel ATmega328P manual and no source file is
   * needed for the library.
25
26
   * @copyright (c) 2019-2020 Tomas Fryza
   * Dept. of Radio Electronics, Brno University of Technology, Czechia
27
   * This work is licensed under the terms of the MIT license.
28
29
30
  /* Includes -----*/
32 #include <avr/io.h>
33
34 /* Defines -----*/
35 /**
   * @brief Defines prescaler CPU frequency values for Timer/Counter0.
37
   * @note F CPU = 16 MHz
   */
38
39 #define TIMO_stop() TCCR0B &= ~((1<<CS02) | (1<<CS01) |
    (1<<CS00));
40 #define TIMO_overflow_16us()
                                TCCR0B &= ~((1<<CS02) | (1<<CS01));
    TCCR0B |= (1<<CS00);
41 #define TIMO_overflow_128us() TCCR0B &= ~((1<<CS02) | (1<<CS00)); TCCR0B | >
    = (1<<CS01);
42 #define TIMO_overflow_1ms() TCCR0B &= ~(1<<CS02); TCCR0B |= (1<<CS01) | >
    (1<<CS00);
43 #define TIMO_overflow_4ms() TCCR0B &= ~((1<<CS01) | (1<<CS00)); TCCR0B | >
    = (1<<CS02);
44 #define TIMO_overflow_16ms() TCCR1B &= ~(1<<CS01); TCCR0B |= (1<<CS02) | →
     (1<<CS00);
45
46 /**
47 * @brief Defines interrupt enable/disable modes for Timer/Counter0.
```

```
49 #define TIMO overflow interrupt enable()
                                                TIMSK0 |= (1<<TOIE0);
   #define TIMO overflow interrupt disable()
                                                TIMSK1 &= \sim(1<<TOIE0);
51
52
53 /**
   * @brief Defines prescaler CPU frequency values for Timer/Counter1.
    * @note F CPU = 16 MHz
55
56
57 #define TIM1_stop()
                                   TCCR1B &= ~((1<<CS12) | (1<<CS11) |
     (1<<CS10));
                                   TCCR1B &= ~((1<<CS12) | (1<<CS11)); TCCR1B |= →
58 #define TIM1_overflow_4ms()
      (1<<CS10);
                                   TCCR1B &= ~((1<<CS12) | (1<<CS10)); TCCR1B |= →
59 #define TIM1 overflow 33ms()
      (1<<CS11);
                                   TCCR1B &= ~(1<<CS12); TCCR1B |= (1<<CS11) | →
60 #define TIM1 overflow 262ms()
     (1<<CS10);
61 #define TIM1_overflow_1s()
                                   TCCR1B &= ~((1<<CS11) | (1<<CS10)); TCCR1B |= →
      (1<<CS12);
                                   TCCR1B &= ~(1<<CS11); TCCR1B |= (1<<CS12) | >
62 #define TIM1_overflow_4s()
     (1<<CS10);
63
64 /**
65
    * @brief Defines interrupt enable/disable modes for Timer/Counter1.
67 #define TIM1 overflow interrupt enable()
                                                TIMSK1 |= (1<<TOIE1);
   #define TIM1 overflow interrupt disable() TIMSK1 &= ~(1<<TOIE1);</pre>
69
70
71 /**
    * @brief Defines prescaler CPU frequency values for Timer/Counter2.
72
   * @note F CPU = 16 MHz
73
74
   */
                                       TCCR1B &= ~((1<<CS22) | (1<<CS21) |
75 #define TIM2_stop()
     (1<<CS20));
76 #define TIM2_overflow_16us()
                                       TCCR1B &= ~((1<<CS22) | (1<<CS21));
     TCCR2B = (1 << CS20);
                                       TCCR1B &= \sim((1<\langle CS22) \mid (1<\langle CS20));
77 #define TIM2 overflow 128us()
     TCCR1B |= (1<<CS21);
78 #define TIM2 overflow 512us()
                                       TCCR1B &= ~(1<<CS22); TCCR2B |= (1<<CS21) →
      (1<<CS20);
79 #define TIM2_overflow_1ms()
                                        TCCR1B &= ~((1<<CS21) | (1<<CS20));
     TCCR2B |= (1<<CS22);
80 #define TIM2 overflow 2ms()
                                       TCCR1B &= ~(1<<CS21); TCCR2B |= (1<<CS22) →
      (1<<CS20);
81 #define TIM2_overflow_4ms()
                                       TCCR1B &= ~(1<<CS20); TCCR2B |= (1<<CS22) →
      | (1<<CS21);
82 #define TIM2_overflow_16ms()
                                       TCCR1B |= (1<<CS21) | (1<<CS22) |
     (1<<CS20);
83
84 /**
85
    * @brief Defines interrupt enable/disable modes for Timer/Counter2.
86
```

```
87 #define TIM2_overflow_interrupt_enable() TIMSK2 |= (1<<TOIE2);
88 #define TIM2_overflow_interrupt_disable() TIMSK2 &= ~(1<<TOIE2);
89
90 #endif</pre>
```