

# The MAL Instruction Set

Format		Effect	Notes
la	R, label	$R \leftarrow \text{label}$	<ul style="list-style-type: none"> <li><math>M[i]</math> = contents of the (aligned) word of memory beginning at location <math>i</math>.</li> <li><math>m[i]</math> = contents of the byte of memory at location <math>i</math>.</li> <li>The memory address can take several forms: <ul style="list-style-type: none"> <li>label      – absolute address</li> <li><math>(R_b)</math>      – base address</li> <li><math>I(R_b)</math>    – base displacement</li> </ul> </li> </ul>
li	R, constant	$R \leftarrow \text{constant}$	
lw	R, address	$R \leftarrow M[\text{address}]$	
lb	R, address	$R \leftarrow (m[\text{address}]_7)^{24} \parallel m[\text{address}]$	
lbu	R, address	$R \leftarrow 0^{24} \parallel m[\text{address}]$	
sw	R, address	$R \rightarrow M[\text{address}]$	
sb	R, address	$[R]_{7..0} \rightarrow m[\text{address}]$	<ul style="list-style-type: none"> <li>D specifies a general register where the result is placed.</li> <li><math>S_1</math> is the contents of a general register.</li> <li><math>S_2</math> can be either the contents of a general register or a constant.</li> <li>If <math>S_1</math> is not present, then <math>S_1</math> is the same as D.</li> </ul>
add	D, $S_1, S_2$	$D \leftarrow S_1 + S_2$	
sub	D, $S_1, S_2$	$D \leftarrow S_1 - S_2$	
mul	D, $S_1, S_2$	$D \leftarrow S_1 * S_2$	
div	D, $S_1, S_2$	$D \leftarrow S_1 / S_2$ (integer division)	
rem	D, $S_1, S_2$	$D \leftarrow S_1 \% S_2$ (remainder)	
and	D, $S_1, S_2$	$D \leftarrow S_1 \text{ AND } S_2$	
or	D, $S_1, S_2$	$D \leftarrow S_1 \text{ OR } S_2$	
xor	D, $S_1, S_2$	$D \leftarrow S_1 \text{ XOR } S_2$	
nor	D, $S_1, S_2$	$D \leftarrow S_1 \text{ NOR } S_2$	
not	D, $S_1$	$D \leftarrow \text{NOT } S_1$	<ul style="list-style-type: none"> <li>AMT may be either a general register or a constant.</li> <li><math>0 \leq \text{AMT} &lt; 32</math>.</li> </ul>
move	D, $S_2$	$D \leftarrow S_2$	
sll	$R_d, R_t, \text{AMT}$	$R_d \leftarrow [R_t]_{31-\text{AMT}..0} \parallel 0^{\text{AMT}}$	
srl	$R_d, R_t, \text{AMT}$	$R_d \leftarrow 0^{\text{AMT}} \parallel [R_t]_{31..-\text{AMT}}$	<ul style="list-style-type: none"> <li>F specifies a floating point register where the result is placed.</li> <li>W specifies a floating point register whose content is to be interpreted as a two's complement integer.</li> <li><math>F_1, F_2</math>, and G each specify a floating point register whose content is to be interpreted as a single-precision floating point number.</li> </ul>
sra	$R_d, R_t, \text{AMT}$	$R_d \leftarrow ([R_t]_{31})^{\text{AMT}} \parallel [R_t]_{31..-\text{AMT}}$	
l.s	F, address	$F \leftarrow M[\text{address}]$	
s.s	F, address	$F \leftarrow M[\text{address}]$	
li.s	F, constant	$F \leftarrow \text{constant}$	
mov.s	F, $F_1$	$F \leftarrow F_1$	
add.s	F, $F_1, F_2$	$D \leftarrow F_1 + F_2$	
sub.s	F, $F_1, F_2$	$D \leftarrow F_1 - F_2$	
mul.s	F, $F_1, F_2$	$D \leftarrow F_1 * F_2$	
div.s	F, $F_1, F_2$	$D \leftarrow F_1 / F_2$	
cvt.s.w	G, W	$G \leftarrow W$	<ul style="list-style-type: none"> <li>R is a general register.</li> <li>F is a floating point register.</li> <li>C is a control register.</li> </ul>
cvt.w.s	W, G	$W \leftarrow G$	
mfc0	R, C	$R \leftarrow C$	
mtc0	R, C	$R \rightarrow C$	
mfc1	R, F	$R \leftarrow F$	<p><b>General Notes</b></p> <ol style="list-style-type: none"> <li><math>R, R_b, R_d</math>, and <math>R_t</math> are the contents of a general register.</li> <li><math>\parallel</math> (parallel) indicates concatenation of bit fields.</li> <li>Superscripts indicate repetitions of a binary value.</li> <li>Subscripts indicate bit positions (Little-Endian) of sub-field.</li> </ol> <p>Adapted from:  Goodman, James, and Karen Miller.  <i>A Programmer's View of Computer Architecture</i>.  New York: Oxford UP, Incorporated, 1993. 390-91.  Layout by Joe Kohlmann</p>
mtc1	R, F	$R \rightarrow F$	
b	label	$\text{PC} \leftarrow \text{label}$	
beq	$R_s, R_t, \text{label}$	if $(R_s = R_t)$ , then $\text{PC} \leftarrow \text{label}$	
bne	$R_s, R_t, \text{label}$	if $(R_s \neq R_t)$ , then $\text{PC} \leftarrow \text{label}$	
blt	$R_s, R_t, \text{label}$	if $(R_s < R_t)$ , then $\text{PC} \leftarrow \text{label}$	
bgt	$R_s, R_t, \text{label}$	if $(R_s > R_t)$ , then $\text{PC} \leftarrow \text{label}$	
ble	$R_s, R_t, \text{label}$	if $(R_s \leq R_t)$ , then $\text{PC} \leftarrow \text{label}$	
bge	$R_s, R_t, \text{label}$	if $(R_s \geq R_t)$ , then $\text{PC} \leftarrow \text{label}$	
bltz	R, label	if $(R_s < 0)$ , then $\text{PC} \leftarrow \text{label}$	
bgtz	R, label	if $(R_s > 0)$ , then $\text{PC} \leftarrow \text{label}$	
blez	R, label	if $(R_s \leq 0)$ , then $\text{PC} \leftarrow \text{label}$	
bgez	R, label	if $(R_s \geq 0)$ , then $\text{PC} \leftarrow \text{label}$	
bnez	R, label	if $(R_s \neq 0)$ , then $\text{PC} \leftarrow \text{label}$	
beqz	R, label	if $(R_s = 0)$ , then $\text{PC} \leftarrow \text{label}$	
j	address	$\text{PC} \leftarrow \text{address}$	<ul style="list-style-type: none"> <li>Address may be a label or a register.</li> </ul>
jr	R	$\text{PC} \leftarrow R$	
jal	address	$R_{31} \leftarrow \text{PC} + 4; \text{PC} \leftarrow \text{address}$	
jalr	$R_d, R_s$	$R_d \leftarrow \text{PC} + 4; \text{PC} \leftarrow R_s$	
getc	R	$R \leftarrow 0^{24} \parallel \text{input}_{7..0}$	<ul style="list-style-type: none"> <li>S may be either a general register or a label.</li> <li>If S is a general register, effective address is contents of S; if S is a label, effective address is S.</li> </ul>
putc	R	$R_{7..0} \rightarrow \text{output}$	
puts	S	Print string beginning at effective address	