```
BEHAVIOURAL LEVEL MODELLING
1.
module a1 b(output reg b,input a);
 always@(a or b)
  begin
  if(a==1'b0)
  begin
   b=1'b1;
  end
 else
  b=1'b0;
  end
endmodule
module a1 b tb;
reg a;
wire b;
al b Instance (b,a);
initial begin
 a=0;
 #5 a=1;
end
initial begin
 $monitor("t=%t | b=%b | a=%b",$time,b,a);
end
endmodule
2.
module a2 b(output reg c,input a,b);
always@(a or b)
 begin
  if(a==1'b1 \& b==1'b1)
  begin
  c=1'b1;
 end
    else
  c=1'b0;
  end
endmodule
module a2 b tb;
wire c;
reg a,b;
a2 b Instance (c,a,b);
initial begin
 a=0;b=0;
 #5 a=0;b=1;
 #5 a=1;b=0;
 #5 a=1;b=1;
end
initial begin
 $monitor("t=%t | c=%b | a=%b | b=%b",$time,c,a,b);
end
endmodule
3.
module a3 b(output reg c,input a,b);
always@(a or b)
 begin
```

```
if(a==1'b0 \& b==1'b0)
   begin
   c=1'b0;
 end
    else
  c=1'b1;
   end
endmodule
module a3 b tb;
wire c;
reg a,b;
a3_b Instance (c,a,b);
initial begin
 a=0;b=0;
 #5 a=0;b=1;
 #5 a=1;b=0;
 #5 a=1;b=1;
end
initial begin
 $monitor("t=%t | c=%b | a=%b | b=%b",$time,c,a,b);
end
endmodule
module a4 b(output reg c,input a,b);
always@(a or b)
 begin
   if(a==1'b1 \& b==1'b1)
  begin
   c=1'b0;
 end
    else
  c=1'b1;
   end
endmodule
module a4 b tb;
wire c;
reg a,b;
a4 b Instance (c,a,b);
initial begin
 a=0;b=0;
 #5 a=0;b=1;
 #5 a=1;b=0;
 #5 a=1;b=1;
end
initial begin
 $monitor("t=%t | c=%b | a=%b | b=%b",$time,c,a,b);
end
endmodule
module a5 b(output reg c,input a,b);
always@(a or b)
 begin
   if(a==1'b0 \& b==1'b0)
  begin
   c=1'b1;
```

```
end
    else
  c=1'b0;
   end
endmodule
module a5 b tb;
wire c;
reg a,b;
a5 b Instance (c,a,b);
initial begin
 a=0;b=0;
 #5 a=0;b=1;
 #5 a=1;b=0;
 #5 a=1;b=1;
end
initial begin
 $monitor("t=%t | c=%b | a=%b | b=%b",$time,c,a,b);
end
endmodule
6.
module a6 b(output reg c,input a,b);
always@(a or b)
 begin
   if((a==1'b1 \& b==1'b0) | (a==1'b0 \& b==1'b1))
   begin
   c=1'b1;
 end
 else
   c=1'b0;
 end
endmodule
module a6 b tb;
wire c;
reg a,b;
a6_b Instance (c,a,b);
initial begin
 a=0;b=0;
 #5 a=0;b=1;
 #5 a=1;b=0;
 #5 a=1;b=1;
end
initial begin
 $monitor("t=%t | c=%b | a=%b | b=%b",$time,c,a,b);
end
endmodule
module a7 b(output reg c,input a,b);
always@(a or b)
 begin
   if((a==1'b1 \& b==1'b0) | (a==1'b0 \& b==1'b1))
   begin
   c=1'b0;
 end
 else
   c=1'b1;
```

```
end
endmodule
module a7 b tb;
wire c;
reg a,b;
a7 b Instance (c,a,b);
initial begin
 a=0;b=0;
 #5 a=0;b=1;
 #5 a=1;b=0;
 #5 a=1;b=1;
end
initial begin
 $monitor("t=%t | c=%b | a=%b | b=%b",$time,c,a,b);
end
endmodule
8.
module a8 b(output reg i,input a,b,c,d,e,f,g,h);
 always@(a or b or c or d or e or f or g or h)
  begin
  if(a==1'b0 & b==1'b0 & c==1'b0 & d==1'b0 & e==1'b0 & f==1'b0 & g== 1'b0 & h==1'b0)
  begin
   i=1'b1;
  end
 else
  i=1'b0;
 end
endmodule
module a8 b tb;
wire i;
reg a,b,c,d,e,f,g,h;
a8 b Instance (i,a,b,c,d,e,f,g,h);
initial begin
 $monitor("time=%t | i=%b | a=%b | b=%b | c=%b | d=%b | e=%b | f=%b | g=%b | h=%b",$time,a,b,c,d,e,f,g,h);
end
endmodule
module a9 b(output reg i,input a,b,c,d,e,f,g,h);
 always@(a or b or c or d or e or f or g or h)
  begin
  if(a==1'b1 & b==1'b1 & c==1'b1 & d==1'b1 & e==1'b1 & f==1'b1 & g== 1'b1 & h==1'b1)
  begin
   i=1'b0;
  end
 else
  i=1'b1;
 end
endmodule
module a9 b tb;
wire i:
reg a,b,c,d,e,f,g,h;
a9 b Instance (i,a,b,c,d,e,f,g,h);
initial begin
 $monitor("time=%t | i=%b | a=%b | b=%b | c=%b | d=%b | e=%b | f=%b | g=%b | h=%b",$time,a,b,c,d,e,f,g,h);
end
```

```
endmodule
10.
module a10 b(output reg [15:0]c, input [15:0]a);
always @ (a)
      begin
 integer i;
 for(i = 0; i < 16; i = i + 1) begin
 if(a[i] == 1'b0) begin
  c[i] = 1'b1;
  end
  else begin
  c[i] = 1'b0;
 end
 end
end
endmodule
module a10 b tb;
   wire [15:0]c;
   reg [15:0]a;
   a10_b Instance (c,a);
   initial begin
 $monitor("t=%t | c=%b | a=%b",$time,c,a);
end
endmodule
11.
module all b(output reg [15:0]c,input [15:0] a,b);
 always @ (a or b)
      begin
 integer i;
 for(i = 0; i < 16; i = i + 1) begin
 if(a[i] == 1'b1 \& b[i] == 1'b1) begin
  c[i] = 1'b1;
 end
  else begin
  c[i] = 1'b0;
 end
 end
end
endmodule
module all b tb;
reg [15:0]a,b;
wire [15:0]c;
all b Instance (c,a,b);
initial begin
 $monitor("t=%t | c=%b | a=%b | b=%b",$time,c,a,b);
end
endmodule
module a12_b(output reg [15:0]c, input [15:0] a, b);
always @ (a or b)
      begin
 integer i;
 for(i = 0; i < 16; i = i + 1) begin
 if(a[i] == 1'b0 \& b[i] == 1'b0) begin
  c[i] = 1'b0;
```

```
end
 else begin
  c[i] = 1'b1;
 end
 end
end
endmodule
module a12 b tb;
reg [15:0] a,b;
wire [15:0]c;
a12 b Instance (c,a,b);
initial begin
 monitor("t=\%t | c=\%b | a=\%b | b=\%b",\$time,c,a,b);
endmodule
13.
amodule a13 b(output reg [15:0]c, input [15:0] a, b);
always @ (a or b)
      begin
 integer i;
 for(i = 0; i < 16; i = i + 1) begin
 if(a[i] == 1'b1 \& b[i] == 1'b1) begin
  c[i] = 1'b0;
 end
 else begin
  c[i] = 1'b1;
 end
 end
end
endmodule
module a13 b tb;
reg [15:0] a,b;
wire [15:0]c;
a13 b Instance (c,a,b);
initial begin
 monitor("t=\%t | c=\%b | a=\%b | b=\%b",\$time,c,a,b);
end
endmodule
module a14 b(output reg [15:0]c, input [15:0] a, b);
always @ (a or b)
      begin
 integer i;
 for(i = 0; i < 16; i = i + 1) begin
 if(a[i] == 1'b0 \& b[i] == 1'b0) begin
  c[i] = 1'b1;
 end
  else begin
  c[i] = 1'b0;
 end
 end
end
endmodule
module a14 b tb;
reg [15:0] a,b;
```

```
wire [15:0]c;
a14 b Instance (c,a,b);
initial begin
 $monitor("t=%t | c=%b | a=%b | b=%b",$time,c,a,b);
end
endmodule
15.
module a15 b(output reg f,input a,b,c);
 reg f1,f2,f3;
 always@(a or b)
  begin
  if(\sim a==1'b1 \& b==1'b1)
  begin
   f1=1'b0;
  end
 else
  f1=1'b1;
 end
 always@(c or b)
  begin
  if(c==1'b1 \& b==1'b1)
  begin
   f2=1'b1;
  end
 else
  f2=1'b0;
 end
 always@(a or b)
  begin
  if(\sim a==1'b1 \& \sim b==1'b1)
  begin
   f3=1'b1;
  end
 else
  f3=1'b0;
 end
 always@(f1 or f2 or f3)
  begin
  if(f1==1'b0 & f2==1'b0 & f3==1'b0)
  begin
   f=1'b0;
  end
 else
  f=1'b1;
 end
endmodule
module a15 b tb;
reg a,b,c;
wire f;
a15 b Instance (f,a,b,c);
initial begin
 $monitor("time=%t| f=%b | a=%b | b=%b | c=%b",$time,f,a,b,c);
end
endmodule
16.
```

```
USING NAND GATES
module b_not_nand(output reg b,input a);
 always@(a)
  begin
  if(a==1'b1 \& a==1'b1)
  begin
   b=1'b0;
  end
 else
  b=1'b1;
 end
endmodule
module b not nand tb;
wire b;
reg a;
b not nand Instance (b,a);
initial begin
 a=0;
 #10 a=1;
end
initial begin
 $monitor("time=%t | b=%b | a=%b",$time,b,a);
end
endmodule
module b_and_nand(output reg c,input a,b);
 reg f1;
 always@(a or b)
  begin
  if(a==1'b1 \& b==1'b1)
  begin
   f1=1'b0;
  end
 else
  f1=1'b1;
 end
 always@(f1)
  begin
  if(f1==1'b0)
  begin
   c=1'b1;
  end
 else
  c=1'b0;
 end
endmodule
module b and nand tb;
wire c;
reg a,b;
b_and_nand Instance (c,a,b);
initial begin
 a=0;b=0;
 #10 a=0;b=1;
 #10 a=1;b=0;
 #10 a=1;b=1;
end
```

```
initial begin
 $monitor("time=%t | c=%b | a=%b | b=%b",$time,c,a,b);
end
endmodule
module b or nand(output reg c,input a,b);
 reg f1,f2;
 always@(a)
  begin
  if(a==1'b1)
  begin
   f1=1'b0;
  end
 else
  f1=1'b1;
 end
 always@(b)
  begin
  if(b==1'b1)
  begin
   f2=1'b0;
  end
 else
  f2=1'b1;
 end
 always@(f1 or f2)
  begin
  if(f1==1'b1 & f2==1'b1)
  begin
   c=1'b0;
  end
 else
  c=1'b1;
 end
endmodule
module b or nand tb;
wire c;
reg a,b;
b or nand Instance (c,a,b);
initial begin
 a=0;b=0;
 #10 a=0;b=1;
 #10 a=1;b=0;
 #10 a=1;b=1;
end
initial begin
 $monitor("time=%t | c=%b | a=%b | b=%b",$time,c,a,b);
end
endmodule
module b xor nand(output reg c,input a,b);
 reg f1,f2,f3;
 always@(a or b)
  begin
  if(a==1'b1 \& b==1'b1)
  begin
   f1=1'b0;
```

```
end
 else
 f1=1'b1;
 end
 always@(a or f1)
  begin
  if(a==1'b1 \& f1==1'b1)
  begin
   f2=1'b0;
  end
 else
 f2=1'b1;
 end
 always@(f1 or b)
  begin
  if(f1==1'b1 \& b==1'b1)
  begin
   f3=1'b0;
  end
 else
 f3=1'b1;
 end
 always@(f2 or f3)
  begin
  if(f2==1'b1 & f3==1'b1)
  begin
   c=1'b0;
  end
 else
 c=1'b1;
 end
endmodule
module b xor nand tb;
wire c;
reg a,b;
b xor nand Instance (c,a,b);
initial begin
 a=0;b=0;
 #10 a=0;b=1;
 #10 a=1;b=0;
 #10 a=1;b=1;
end
initial begin
 $monitor("time=%t | c=%b | a=%b | b=%b",$time,c,a,b);
end
endmodule
module b xnor_nand(output reg c,input a,b);
reg f1,f2,f3,f4;
always@(a or b)
 begin
   if(a==1'b1 \& b==1'b1)
  begin
   f1=1'b0;
 end
 else
```

```
f1=1'b1;
 end
 always@(a or f1)
 begin
  if(a==1'b1 & f1==1'b1)
  begin
  f2=1'b0;
 end
 else
  f2=1'b1;
 end
 always@(f1 or b)
 begin
  if(f1==1'b1 & b==1'b1)
  begin
  f3=1'b0;
 end
 else
  f3=1'b1;
 end
 always@(f2 or f3)
 begin
  if(f2==1'b1 & f3==1'b1)
  begin
  f4=1'b0;
 end
 else
  f4=1'b1;
 end
 always@(f4)
 begin
  if(f4==1'b1)
  begin
  c=1'b0;
 end
 else
  c=1'b1;
 end
endmodule
module b xnor nand tb;
wire c;
reg a,b;
b xnor nand Instance (c,a,b);
initial begin
 a=0;b=0;
 #10 a=0;b=1;
 #10 a=1;b=0;
 #10 a=1;b=1;
end
initial begin
 $monitor("time=%t | c=%b | a=%b | b=%b",$time,c,a,b);
end
endmodule
USING NOR GATES
module b_not_nor(output reg b,input a);
```

```
always@(a)
  begin
  if(a==1'b1)
  begin
   b=1'b0;
  end
 else
  b=1'b1;
 end
endmodule
module b not nor tb;
wire b;
reg a;
b not nor Instance (b,a);
initial begin
 a=0;
 #10 a=1;
end
initial begin
 $monitor("time=%t | b=%b | a=%b",$time,b,a);
end
endmodule
module b and nor(output reg c,input a,b);
 reg f1,f2;
 always@(a)
  begin
  if(a==1'b1)
  begin
   f1=1'b0;
  end
 else
  f1=1'b1;
 end
 always@(b)
  begin
  if(b==1'b1)
  begin
   f2=1'b0;
  end
 else
  f2=1'b1;
 end
 always@(f1 or f2)
  begin
  if(f1==1'b0 & f2==1'b0)
  begin
   c=1'b1;
  end
 else
  c=1'b0;
 end
endmodule
module b and nor tb;
wire c;
reg a,b;
```

```
b and nor Instance (c,a,b);
initial begin
 a=0;b=0;
 #10 a=0;b=1;
 #10 a=1;b=0;
 #10 a=1;b=1;
end
initial begin
 $monitor("time=%t | c=%b | a=%b | b=%b",$time,c,a,b);
end
endmodule
module b or nor(output reg c,input a,b);
 reg f1;
 always@(a or b)
  begin
  if(a==1'b0 \& b==1'b0)
  begin
   f1=1'b1;
  end
 else
  f1=1'b0;
 end
 always@(f1)
  begin
  if(f1==1'b0)
  begin
   c=1'b1;
  end
 else
  c=1'b0;
 end
endmodule
module b or nor tb;
wire c;
reg a,b;
b or nor Instance (c,a,b);
initial begin
 a=0;b=0;
 #10 a=0;b=1;
 #10 a=1;b=0;
 #10 a=1;b=1;
end
initial begin
 $monitor("time=%t | c=%b | a=%b | b=%b",$time,c,a,b);
end
endmodule
module b xor nor(output reg c,input a,b);
 reg f1,f2,f3,f4;
 always@(a)
  begin
  if(a==1'b1)
  begin
   f1=1'b0;
  end
 else
```

```
f1=1'b1;
 end
 always@(b)
  begin
  if(b==1'b1)
  begin
   f2=1'b0;
  end
 else
  f2=1'b1;
 end
 always@(a or b)
  begin
  if(a==1'b0 \& b==1'b0)
  begin
   f3=1'b1;
  end
 else
  f3=1'b0;
 end
 always@(f1 or f2)
  begin
  if(f1==1'b0 \& f2==1'b0)
  begin
   f4=1'b1;
  end
 else
  f4=1'b0;
 end
 always@(f3 or f4)
  begin
  if(f3==1'b0 & f4==1'b0)
  begin
   c=1'b1;
  end
 else
  c=1'b0;
 end
endmodule
module b_xor_nor_tb;
wire c;
reg a,b;
b xor nor Instance (c,a,b);
initial begin
 a=0;b=0;
 #10 a=0;b=1;
 #10 a=1;b=0;
 #10 a=1;b=1;
end
initial begin
 $monitor("time=%t | c=%b | a=%b | b=%b",$time,c,a,b);
end
endmodule
module b xnor nor(output reg c,input a,b);
reg f1,f2,f3;
```

```
always@(a or b)
 begin
   if(a==1'b0 \& b==1'b0)
   begin
   f1=1'b1;
 end
 else
  f1=1'b0;
 end
 always@(a or f1)
 begin
   if(a==1'b0 \& f1==1'b0)
   begin
   f2=1'b1;
 end
 else
   f2=1'b0;
 end
 always@(f1 or b)
 begin
   if(f1==1'b0 \& b==1'b0)
   begin
   f3=1'b1;
 end
 else
   f3=1'b0;
 end
 always@(f2 or f3)
 begin
   if(f2==1'b0 & f3==1'b0)
   begin
   c=1'b1;
 end
 else
  c=1'b0;
 end
endmodule
module b xnor nor tb;
wire c;
reg a,b;
b xnor nor Instance (c,a,b);
initial begin
 a=0;b=0;
 #10 a=0;b=1;
 #10 a=1;b=0;
 #10 a=1;b=1;
end
initial begin
 $monitor("time=%t | c=%b | a=%b | b=%b",$time,c,a,b);
end
endmodule
17.
module a17_b(output reg c,s,input a,b);
 always@(a or b)
 begin
```

```
if(a==1'b1 \& b==1'b1)
   begin
   c=1'b1;
  end
    else
  c=1'b0;
   end
 always@(a or b)
 begin
   if((a==1'b1 \& b==1'b0) | (a==1'b0 \& b==1'b1))
   begin
   s=1'b1;
  end
  else
   s=1'b0;
 end
endmodule
module a17 b tb;
wire c,s;
reg a,b;
a17 b Instance(c,s,a,b);
initial begin
 a=0;b=0;
 #10 a=0;b=1;
 #10 a=1;b=0;
 #10 a=1;b=1;
end
initial begin
 monitor("time=\%t | c=\%b | s=\%b | a=\%b | b=\%b", time, c, s, a, b);
end
endmodule
18.
module a18 b(output reg c out,output reg [3:0] sum,input [3:0] a,input [3:0] b,input c in);
 always @ (a or b or c in) begin
  \{c \text{ out, sum}\} = a + b + c \text{ in;}
 end
endmodule
module a18 b tb;
 reg [3:0] a;
 reg [3:0] b;
 reg c in;
wire c out;
 wire [3:0] sum;
 integer i;
 a18 b Instance (c out, sum, a, b, c in);
 initial begin
   a \le 0;
   b \le 0;
   c in \leq 0;
   monitor ("a=0x\%0h b=0x\%0h c in=0x\%0h c out=0x\%0h sum=0x\%0h", a, b, c in, c out, sum);
   for (i = 0; i < 5; i = i+1) begin
     #10 a <= $random;
        b \le \$random;
          c in <= $random;
   end
```

end endmodule