```
DATA LEVEL MODELLING
1.
module a1 d(output b,input a);
assign b=\sim a;
endmodule
module a1 d tb;
reg a;
wire b;
al d Instance (b,a);
initial begin
 a=0;
 #5 a=1;
end
initial begin
 $monitor("t=%t | b=%b | a=%b",$time,b,a);
end
endmodule
2.
module a2 d(output c,input a,b);
assign c=(a \& b);
endmodule
module a2 d tb;
wire c;
reg a,b;
a2 d Instance (c,a,b);
initial begin
 a=0;b=0;
 #5 a=0;b=1;
 #5 a=1;b=0;
 #5 a=1;b=1;
end
initial begin
 monitor("t=\%t | c=\%b | a=\%b | b=\%b",\$time,c,a,b);
end
endmodule
module a3 d(output c,input a,b);
assign c=a|b;
endmodule
module a3 d tb;
wire c;
reg a,b;
a3 d Instance (c,a,b);
initial begin
 a=0;b=0;
 #5 a=0;b=1;
 #5 a=1;b=0;
 #5 a=1;b=1;
end
initial begin
 $monitor("t=%t | c=%b | a=%b | b=%b",$time,c,a,b);
end
endmodule
module a4 d(output c,input a,b);
```

```
assign c=\sim(a \& b);
endmodule
module a4 d tb;
wire c;
reg a,b;
a4 d Instance (c,a,b);
initial begin
 a=0;b=0;
 #5 a=0;b=1;
 #5 a=1;b=0;
 #5 a=1;b=1;
end
initial begin
 $monitor("t=%t | c=%b | a=%b | b=%b",$time,c,a,b);
end
endmodule
5.
module a5 d(output c,input a,b);
assign c=\sim(a|b);
endmodule
module a5 d tb;
wire c;
reg a,b;
a5 d Instance (c,a,b);
initial begin
 a=0;b=0;
 #5 a=0;b=1;
 #5 a=1;b=0;
 #5 a=1;b=1;
end
initial begin
 $monitor("t=%t | c=%b | a=%b | b=%b",$time,c,a,b);
end
endmodule
6.
module a6 d(output c,input a,b);
assign c=(a\&\sim b)|(\sim a\&b);
endmodule
module a6 d tb;
wire c;
reg a,b;
a6 d Instance (c,a,b);
initial begin
 a=0;b=0;
 #5 a=0;b=1;
 #5 a=1;b=0;
 #5 a=1;b=1;
end
initial begin
 $monitor("t=%t | c=%b | a=%b | b=%b",$time,c,a,b);
end
endmodule
7.
module a7 d(output c,input a,b);
assign c=(\sim a\&\sim b)|(a\&b);
```

```
endmodule
module a7 d tb;
wire c;
reg a,b;
a7 d Instance (c,a,b);
initial begin
 a=0;b=0;
 #5 a=0;b=1;
 #5 a=1;b=0;
 #5 a=1;b=1;
end
initial begin
 monitor("t=\%t | c=\%b | a=\%b | b=\%b",\$time,c,a,b);
endmodule
module a8 d(output i,input a,b,c,d,e,f,g,h);
 assign i=\sim(a|b|c|d|e|f|g|h);
endmodule
module a8 d tb;
wire i;
reg a,b,c,d,e,f,g,h;
a8 d Instance (i,a,b,c,d,e,f,g,h);
initial begin
 $monitor("time=%t | i=%b | a=%b | b=%b | c=%b | d=%b | e=%b | f=%b | g=%b | h=%b",$time,a,b,c,d,e,f,g,h);
end
endmodule
9.
module a9 d(output i,input a,b,c,d,e,f,g,h);
 assign i=~( a & b & c & d & e & f & g & h);
endmodule
module a9 d tb;
wire i;
reg a,b,c,d,e,f,g,h;
a9 d Instance (i,a,b,c,d,e,f,g,h);
initial begin
 $monitor("time=%t | i=%b | a=%b | b=%b | c=%b | d=%b | e=%b | f=%b | g=%b | h=%b",$time,a,b,c,d,e,f,g,h);
end
endmodule
10.
module a10 d(output [15:0]c, input [15:0]a);
assign c = \sim a;
endmodule
module a10 d tb;
reg [15:0]a;
wire [15:0]c;
a10 d Instance (c,a);
initial begin
 $monitor("t=%t | c=%b | a=%b",$time,c,a);
end
endmodule
11.
module all d(output [15:0]c, input [15:0] a, b);
assign c = (a \& b);
endmodule
```

```
module all d tb;
reg [15:0] a,b;
wire [15:0]c;
all d Instance (c,a,b);
initial begin
 monitor("t=\%t | c=\%b | a=\%b | b=\%b",\$time,c,a,b);
end
endmodule
12.
module a12 d(output [15:0]c, input [15:0] a, b);
assign c = (a \mid b);
endmodule
module a12 d tb;
reg [15:0] a,b;
wire [15:0]c;
a12 d Instance (c,a,b);
initial begin
 monitor("t=\%t | c=\%b | a=\%b | b=\%b",\$time,c,a,b);
end
endmodule
13.
module a13 d(output [15:0]c, input [15:0] a, b);
assign c = (a \& b);
endmodule
module a13 d tb;
reg [15:0] a,b;
wire [15:0]c;
a13 d Instance (c,a,b);
initial begin
 monitor("t=\%t | c=\%b | a=\%b | b=\%b",\$time,c,a,b);
end
endmodule
14.
module a14 d(output [15:0]c, input [15:0] a, b);
assign c = \sim (a \mid b);
endmodule
module a14 d tb;
reg [15:0] a,b;
wire [15:0]c;
a14 d Instance (c,a,b);
initial begin
 monitor("t=\%t | c=\%b | a=\%b | b=\%b",\$time,c,a,b);
end
endmodule
module a15 d(output f,input a,b,c);
 wire f1,f2,f3;
 assign f1 = \sim (\sim a\&b);
 assign f2=(b\&c);
 assign f3=(\sima&\simb);
 assign f=(f1|f2|f3);
endmodule
module a15 d tb;
reg a,b,c;
wire f;
```

```
a15 d Instance (f,a,b,c);
initial begin
 monitor("time=\%t| f=\%b| a=\%b| b=\%b| c=\%b", time, f, a, b, c);
end
endmodule
16.
USING NAND GATES
module d not nand(output b,input a);
 assign b = \sim (a\&a);
endmodule
module d not nand tb;
wire b;
reg a;
d not nand Instance (b,a);
initial begin
 a=0;
 #10 a=1;
end
initial begin
 $monitor("time=%t | b=%b | a=%b",$time,b,a);
end
endmodule
module d and nand(output c,input a,b);
 wire f1;
 assign f1=\sim(a\&b);
 assign c=\sim(f1\&f1);
endmodule
module d and nand tb;
wire c;
reg a,b;
d and nand Instance (c,a,b);
initial begin
 a=0;b=0;
 #10 a=0;b=1;
 #10 a=1;b=0;
 #10 a=1;b=1;
end
initial begin
 $monitor("time=%t | c=%b | a=%b | b=%b",$time,c,a,b);
end
endmodule
module d or nand(output c,input a,b);
 wire f1,f2;
 assign f1 = \sim (a\&a);
 assign f2=\sim(b\&b);
 assign c=\sim(f1\&f2);
endmodule
module d or nand tb;
wire c;
reg a,b;
d or nand Instance (c,a,b);
initial begin
 a=0;b=0;
 #10 a=0;b=1;
 #10 a=1;b=0;
```

```
#10 a=1;b=1;
end
initial begin
 $monitor("time=%t | c=%b | a=%b | b=%b",$time,c,a,b);
end
endmodule
module d xor nand(output c,input a,b);
 wire f1,f2,f3;
 assign f1 = \sim (a\&b);
 assign f2=\sim(f1\&a);
 assign f3=\sim(f1\&b);
 assign c=\sim(f2\&f3);
endmodule
module d xor nand tb;
wire c;
reg a,b;
d xor nand Instance (c,a,b);
initial begin
 a=0;b=0;
 #10 a=0;b=1;
 #10 a=1;b=0;
 #10 a=1;b=1;
end
initial begin
 $monitor("time=%t | c=%b | a=%b | b=%b",$time,c,a,b);
end
endmodule
module d xnor nand(output c,input a,b);
wire f1,f2,f3,f4;
assign f1 = \sim (a\&b);
assign f2=\sim(f1\&a);
assign f3=\sim(f1\&b);
assign f4=\sim(f2\&f3);
assign c=\sim(f4\&f4);
endmodule
module d xnor nand tb;
wire c;
reg a,b;
d xnor nand Instance (c,a,b);
initial begin
 a=0;b=0;
 #10 a=0;b=1;
 #10 a=1;b=0;
 #10 a=1;b=1;
end
initial begin
 $monitor("time=%t | c=%b | a=%b | b=%b",$time,c,a,b);
end
endmodule
USING NOR GATES
module d not nor(output b,input a);
 assign b = \sim (a|a);
endmodule
module d not nor tb;
wire b;
```

```
reg a;
d not nor Instance (b,a);
initial begin
 a=0;
 #10 a=1;
end
initial begin
 $monitor("time=%t | b=%b | a=%b",$time,b,a);
end
endmodule
module d and nor(output c,input a,b);
 wire f1,f2;
 assign f1 = \sim (a|a);
 assign f2 = \sim (b|b);
 assign c=\sim(f1|f2);
endmodule
module d and nor tb;
wire c;
reg a,b;
d and nor Instance (c,a,b);
initial begin
 a=0;b=0;
 #10 a=0;b=1;
 #10 a=1;b=0;
 #10 a=1;b=1;
end
initial begin
 $monitor("time=%t | c=%b | a=%b | b=%b",$time,c,a,b);
end
endmodule
module d or nor(output c,input a,b);
 wire f1;
 assign f1=\sim(a|b);
 assign c = \sim (f1|f1);
endmodule
module d or nor tb;
wire c;
reg a,b;
d or nor Instance (c,a,b);
initial begin
 a=0;b=0;
 #10 a=0;b=1;
 #10 a=1;b=0;
 #10 a=1;b=1;
end
initial begin
 $monitor("time=%t | c=%b | a=%b | b=%b",$time,c,a,b);
end
endmodule
module d xor nor(output c,input a,b);
 wire f1,f2,f3,f4;
 assign f1 = \sim (a|a);
 assign f2 = \sim (b|b);
 assign f3=\sim(a|b);
 assign f4=\sim(f1|f2);
```

```
assign c=\sim(f3|f4);
endmodule
module d xor nor tb;
wire c;
reg a,b;
d xor nor Instance (c,a,b);
initial begin
 a=0;b=0;
 #10 a=0;b=1;
 #10 a=1;b=0;
 #10 a=1;b=1;
end
initial begin
 monitor("time=\%t | c=\%b | a=\%b | b=\%b", time, c, a, b);
end
endmodule
module d xnor nor(output c,input a,b);
wire f1,f2,f3;
assign f1 = \sim (a|b);
assign f2 = \sim (f1|a);
assign f3=\sim(f1|b);
assign c=\sim(f2|f3);
endmodule
module d xnor_nor_tb;
wire c;
reg a,b;
d xnor nor Instance (c,a,b);
initial begin
 a=0;b=0;
 #10 a=0;b=1;
 #10 a=1;b=0;
 #10 a=1;b=1;
end
initial begin
 $monitor("time=%t | c=%b | a=%b | b=%b",$time,c,a,b);
end
endmodule
17.
module a17 d(output c,s,input a,b);
 assign s=(a^b);
 assign c=(a&b);
endmodule
module a17 d tb;
wire c,s;
reg a,b;
a17 d Instance(c,s,a,b);
initial begin
 a=0;b=0;
 #10 a=0;b=1;
 #10 a=1;b=0;
 #10 a=1;b=1;
end
initial begin
 monitor("time=\%t | c=\%b | s=\%b | a=\%b | b=\%b", time, c, s, a, b);
end
```

```
endmodule
module a18_d(output c_out,output [3:0] sum,input [3:0] a,input [3:0] b,input c_in);
 assign \{c \text{ out, sum}\} = a + b + c \text{ in;}
endmodule
module a18 d tb;
 reg [3:0] a;
 reg [3:0] b;
 reg c_in;
wire c_out;
 wire [3:0] sum;
 integer i;
 a18 d Instance (c out,sum,a,b,c in);
 initial begin
    a \le 0;
    b \le 0;
    c in \le 0;
    $\frac{1}{2}\text{monitor} (\text{"a=0x\%0h b=0x\%0h c in=0x\%0h c out=0x\%0h sum=0x\%0h", a, b, c in, c out, sum);}
    for (i = 0; i < 5; i = i+1) begin
     #10 a <= $random;
        b \le \$random;
           c in <= $random;
    end
 end
endmodule
```