```
GATE LEVEL MODELLING
1.
module al g(output b,input a);
not(b,a);
endmodule
module a1 g tb;
reg a;
wire b;
al g Instance (b,a);
initial begin
 a=0;
 #5 a=1;
end
initial begin
 $monitor("t=%t | b=%b | a=%b",$time,b,a);
end
endmodule
2.
module a2 g(output c,input a,b);
and(c,a,b);
endmodule
module a2_g_tb;
wire c;
reg a,b;
a2 g Instance (c,a,b);
initial begin
 a=0;b=0;
 #5 a=0;b=1;
 #5 a=1;b=0;
 #5 a=1;b=1;
end
initial begin
 monitor("t=\%t | c=\%b | a=\%b | b=\%b",\$time,c,a,b);
end
endmodule
module a3 g(output c,input a,b);
or(c,a,b);
endmodule
module a3 g tb;
wire c;
reg a,b;
a3 g Instance (c,a,b);
initial begin
 a=0;b=0;
 #5 a=0;b=1;
 #5 a=1;b=0;
 #5 a=1;b=1;
end
initial begin
 $monitor("t=%t | c=%b | a=%b | b=%b",$time,c,a,b);
end
endmodule
module a4 g(output c,input a,b);
```

```
nand(c,a,b);
endmodule
module a4 g tb;
wire c;
reg a,b;
a4 g Instance (c,a,b);
initial begin
 a=0;b=0;
 #5 a=0;b=1;
 #5 a=1;b=0;
 #5 a=1;b=1;
end
initial begin
 $monitor("t=%t | c=%b | a=%b | b=%b",$time,c,a,b);
end
endmodule
5.
module a5 g(output c,input a,b);
nor(c,a,b);
endmodule
module a5 g tb;
wire c;
reg a,b;
a5 g Instance (c,a,b);
initial begin
 a=0;b=0;
 #5 a=0;b=1;
 #5 a=1;b=0;
 #5 a=1;b=1;
end
initial begin
 $monitor("t=%t | c=%b | a=%b | b=%b",$time,c,a,b);
end
endmodule
6.
module a6_g(output c,input a,b);
xor(c,a,b);
endmodule
module a6 g tb;
wire c;
reg a,b;
a6 g Instance (c,a,b);
initial begin
 a=0;b=0;
 #5 a=0;b=1;
 #5 a=1;b=0;
 #5 a=1;b=1;
end
initial begin
 $monitor("t=%t | c=%b | a=%b | b=%b",$time,c,a,b);
end
endmodule
7.
module a7 g(output c,input a,b);
xnor(c,a,b);
```

```
endmodule
module a7 g tb;
wire c;
reg a,b;
a7 g Instance (c,a,b);
initial begin
 a=0;b=0;
 #5 a=0;b=1;
 #5 a=1;b=0;
 #5 a=1;b=1;
end
initial begin
 monitor("t=\%t | c=\%b | a=\%b | b=\%b",\$time,c,a,b);
endmodule
module a8_g(output i,input a,b,c,d,e,f,g,h);
 nor(i,a,b,c,d,e,f,g,h);
endmodule
module a8 g tb;
wire i;
reg a,b,c,d,e,f,g,h;
a8 g Instance (i,a,b,c,d,e,f,g,h);
initial begin
 $monitor("time=%t | i=%b | a=%b | b=%b | c=%b | d=%b | e=%b | f=%b | g=%b | h=%b",$time,a,b,c,d,e,f,g,h);
end
endmodule
9.
module a9 g(output i,input a,b,c,d,e,f,g,h);
 nand(i,a,b,c,d,e,f,g,h);
endmodule
module a9 g tb;
wire i;
reg a,b,c,d,e,f,g,h;
a9 g Instance (i,a,b,c,d,e,f,g,h);
initial begin
 $monitor("time=%t | i=%b | a=%b | b=%b | c=%b | d=%b | e=%b | f=%b | g=%b | h=%b",$time,a,b,c,d,e,f,g,h);
end
endmodule
10.
module a10 d(output [15:0] c, input [15:0] a);
not g1[15:0](c,a);
endmodule
module a10 d tb;
reg [15:0] a;
wire [15:0] c;
a10 d Instance (c,a);
initial begin
 monitor("t=\%t | c=\%b | a=\%b",\$time,c,a);
end
endmodule
11.
module all d(output [15:0]c, input [15:0] a, b);
and g1[15:0](c,a,b);
endmodule
```

```
module all d tb;
reg [15:0] a,b;
wire [15:0]c;
all d Instance (c,a,b);
initial begin
 monitor("t=\%t | c=\%b | a=\%b | b=\%b",\$time,c,a,b);
end
endmodule
12.
module a12 d(output [15:0]c, input [15:0] a, b);
or g1[15:0](c,a,b);
endmodule
module a12 d tb;
reg [15:0] a,b;
wire [15:0]c;
a12 d Instance (c,a,b);
initial begin
 monitor("t=\%t | c=\%b | a=\%b | b=\%b",\$time,c,a,b);
end
endmodule
13.
module a13 d(output [15:0]c, input [15:0] a, b);
nand g1[15:0](c,a,b);
endmodule
module a13 d tb;
reg [15:0] a,b;
wire [15:0]c;
a13 d Instance (c,a,b);
initial begin
 $monitor("t=%t | c=%b | a=%b | b=%b",$time,c,a,b);
end
endmodule
14.
module a14 d(output [15:0]c, input [15:0] a, b);
nor g1[15:0](c,a,b);
endmodule
module a14 d tb;
reg [15:0] a,b;
wire [15:0]c;
a14 d Instance (c,a,b);
initial begin
 monitor("t=\%t | c=\%b | a=\%b | b=\%b",\$time,c,a,b);
end
endmodule
module a15 g(output f,input a,b,c);
 wire f1,f2,f3;
 nand(f1,\sim a,b);
 and(f2,b,c);
 and(f3,\sim a,\sim b);
 or(f,f1,f2,f3);
endmodule
module a15 g tb;
reg a,b,c;
wire f;
```

```
a15 g Instance (f,a,b,c);
initial begin
 monitor("time=\%t| f=\%b| a=\%b| b=\%b| c=\%b", time, f, a, b, c);
end
endmodule
16.
USING NAND GATES
module g not nand(output b,input a);
 nand(b,a,a);
endmodule
module g not nand tb;
wire b;
reg a;
g not nand Instance (b,a);
initial begin
 a=0;
 #10 a=1;
end
initial begin
 $monitor("time=%t | b=%b | a=%b",$time,b,a);
end
endmodule
module g and nand(output c,input a,b);
 wire f1:
 nand(f1,a,b);
 nand(c,f1,f1);
endmodule
module g and nand tb;
wire c;
reg a,b;
g and nand Instance (c,a,b);
initial begin
 a=0;b=0;
 #10 a=0;b=1;
 #10 a=1;b=0;
 #10 a=1;b=1;
end
initial begin
 $monitor("time=%t | c=%b | a=%b | b=%b",$time,c,a,b);
end
endmodule
module g or nand(output c,input a,b);
 wire f1,f2;
 nand(f1,a,a);
 nand(f2,b,b);
 nand(c,f1,f2);
endmodule
module g or nand tb;
wire c;
reg a,b;
g or nand Instance (c,a,b);
initial begin
 a=0;b=0;
 #10 a=0:b=1:
 #10 a=1;b=0;
```

```
#10 a=1;b=1;
end
initial begin
 $monitor("time=%t | c=%b | a=%b | b=%b",$time,c,a,b);
end
endmodule
module g xor nand(output c,input a,b);
 wire f1,f2,f3;
 nand(f1,a,b);
 nand(f2,f1,a);
 nand(f3,f1,b);
 nand(c,f2,f3);
endmodule
module g xor nand tb;
wire c;
reg a,b;
g xor nand Instance (c,a,b);
initial begin
 a=0;b=0;
 #10 a=0;b=1;
 #10 a=1;b=0;
 #10 a=1;b=1;
end
initial begin
 monitor("time=\%t | c=\%b | a=\%b | b=\%b", time,c,a,b);
end
endmodule
module g xnor nand(output c,input a,b);
wire f1,f2,f3,f4;
nand(f1,a,b);
nand(f2,f1,a);
nand(f3,f1,b);
nand(f4,f2,f3);
nand(c,f4,f4);
endmodule
module g xnor nand tb;
wire c;
reg a,b;
g xnor nand Instance (c,a,b);
initial begin
 a=0;b=0;
 #10 a=0;b=1;
 #10 a=1;b=0;
 #10 a=1;b=1;
end
initial begin
 $monitor("time=%t | c=%b | a=%b | b=%b",$time,c,a,b);
end
endmodule
USING NOR GATES
module g_xnor_nor(output c,input a,b);
wire f1,f2,f3;
nor(f1,a,b);
nor(f2,f1,a);
nor(f3,f1,b);
```

```
nor(c,f2,f3);
endmodule
module g xnor nor tb;
wire c;
reg a,b;
g xnor nor Instance (c,a,b);
initial begin
 a=0;b=0;
 #10 a=0;b=1;
 #10 a=1;b=0;
 #10 a=1;b=1;
end
initial begin
 monitor("time=\%t | c=\%b | a=\%b | b=\%b", time, c, a, b);
end
endmodule
module g xor nor(output c,input a,b);
 wire f1,f2,f3,f4;
 nor(f1,a,a);
 nor(f2,b,b);
 nor(f3,a,b);
 nor(f4,f1,f2);
 nor(c,f3,f4);
endmodule
module g xor nor tb;
wire c;
reg a,b;
g xor nor Instance (c,a,b);
initial begin
 a=0;b=0;
 #10 a=0;b=1;
 #10 a=1;b=0;
 #10 a=1;b=1;
end
initial begin
 $monitor("time=%t | c=%b | a=%b | b=%b",$time,c,a,b);
end
endmodule
module g or nor(output c,input a,b);
 wire f1;
 nor(f1,a,b);
 nor(c,f1,f1);
endmodule
module g or nor_tb;
wire c;
reg a,b;
g or nor Instance (c,a,b);
initial begin
 a=0;b=0;
 #10 a=0;b=1;
 #10 a=1;b=0;
 #10 a=1;b=1;
end
initial begin
 $monitor("time=%t | c=%b | a=%b | b=%b",$time,c,a,b);
```

```
end
endmodule
module g and nor(output c,input a,b);
 wire f1,f2;
 nor(f1,a,a);
 nor(f2,b,b);
 nor(c,f1,f2);
endmodule
module g and nor tb;
wire c;
reg a,b;
g and nor Instance (c,a,b);
initial begin
 a=0;b=0;
 #10 a=0;b=1;
 #10 a=1;b=0;
 #10 a=1;b=1;
end
initial begin
 monitor("time=\%t | c=\%b | a=\%b | b=\%b", time, c, a, b);
end
endmodule
module g not nor(output b,input a);
 nor(b,a,a);
endmodule
module g not nor tb;
wire b;
reg a;
g not nor Instance (b,a);
initial begin
 a=0;
 #10 a=1;
end
initial begin
 $monitor("time=%t | b=%b | a=%b",$time,b,a);
end
endmodule
17.
module a17_g(output c,s,input a,b);
 xor(s,a,b);
 and(c,a,b);
endmodule
module a17 g tb;
wire c,s;
reg a,b;
a17 g Instance(c,s,a,b);
initial begin
 a=0;b=0;
 #10 a=0;b=1;
 #10 a=1;b=0;
 #10 a=1;b=1;
end
initial begin
 monitor("time=\%t | c=\%b | s=\%b | a=\%b | b=\%b", time, c, s, a, b);
end
```

```
endmodule
18.
module full adder(input a,input b,input c in,output s,output c out);
    wire f1,f2;
 xor(s,a,b,c in);
    and(f1,a,b);
 xor(f2,c in,f1);
    or(c out,f1,f2);
endmodule
module a18_g(output c_out,output [3:0] S,input [3:0] A,input [3:0] B,input c in);
  wire C1,C2,C3;
  full adder fa0 (A[0],B[0],c_in,S[0],C1);
  full adder fa1 (A[1],B[1],C1,S[1],C2);
  full adder fa2 (A[2],B[2],C2,S[2],C3);
  full adder fa3 (A[3],B[3],C3,S[3],c_out);
endmodule
module a18 g tb;
 reg [3:0] a;
 reg [3:0] b;
 reg c in;
 wire c out;
 wire [3:0] sum;
 integer i;
 a18 g Instance (c out, sum, a, b, c in);
 initial begin
   a \le 0;
   b \le 0;
   c in \leq 0;
   monitor ("a=0x\%0h b=0x\%0h c in=0x\%0h c out=0x\%0h sum=0x\%0h", a, b, c in, c out, sum);
   for (i = 0; i < 5; i = i+1) begin
     #10 a <= $random;
       b \le \$random;
          c in <= $random;
   end
 end
endmodule
```