



# Block and Port Level Protocols

Vivado HLS 2013.3 Version

# Objectives

## ➤ After completing this module, you will be able to:

- List the types of IO abstracted in Vivado HLS
- List various basic and optional IO ports handled in Vivado HLS
- State how a design can be synthesized as combinatorial and sequential
- Distinguish between block-level and port-level IO protocols
- State how pointer interfaces are implemented

# Outline

- ***Introduction***
- **Block Level Protocols**
- **Port Level Protocols**
- **Summary**

# The Key Attributes of C code : IO

## Code

```
void fir (
    data_t *y,
    coef_t c[4],
    data_t x
) {
    static data_t shift_reg[4];
    acc_t acc;
    int i;

    acc=0;
    loop: for (i=3;i>=0;i--) {
        if (i==0) {
            acc+=x*c[0];
            shift_reg[0]=x;
        } else {
            shift_reg[i]=shift_reg[i-1];
            acc+=shift_reg[i] * c[i];
        }
    }
    *y=acc>>2;
}
```

**Functions:** All code is made up of functions which represent the design hierarchy: the same in hardware

**Input & Outputs:** The arguments of the top-level function must be transformed to hardware interfaces with an IO protocol

**Types:** All variables are of a defined type. The type can influence the area and performance

**Loops:** Functions typically contain loops. How these are handled can have an impact on area and performance.

**Arrays:** Arrays are used often in C code. They can impact the device area and become performance bottlenecks.

**Operators:** Operators in the C code may require sharing to control area or be assigned to specific hardware implementations to meet performance

# Example 101 : Combinational Design


## ► Simple Adder Example

- Output is the sum of 3 inputs

```
#include "adders.h"
int adders(int in1, int in2, int in3) {

    int sum;
    sum = in1 + in2 + in3;
    return sum;
}
```

## ► Synthesized with 100 ns clock


- All adders can fit in one clock cycle
  - Combinational design
- 
- The function return becomes RTL port ap\_return
  - No handshakes are required or created in this example

```
=====
== Performance Estimates
=====
+ Summary of timing analysis:
  * Estimated clock period (ns): 3.45
+ Summary of overall latency (clock cycles):
  * Best-case latency: 0
  * Average-case latency: 0
  * Worst-case latency: 0
```

# Example 102: Sequential Design

## ► The same adder design is now synthesized with a 3ns clock

- The design now takes more than 1 cycle to complete
- Vivado HLS creates a sequential design with the default port types



## ► By Default ..

- Block level handshake signals are added to the design

# Vivado HLS IO Options

## ➤ Vivado HLS has four types of IO

1. Data ports created by the original top-level C function arguments
2. IO protocol signals added at the Block-Level
3. IO protocol signals added at the Port-Level
4. IO protocol signals added externally as Pcore Interfaces

## ➤ Data Ports

- These are the function arguments/parameters

## ➤ Block-Level Interfaces (optional)

- An interface protocol which is added at the block level
- Controls the addition of block level control ports: start, idle, done, and ready

## ➤ Port-Level interfaces (optional)

- IO interface protocols added to the individual function arguments

## ➤ Pcore interfaces (optional)

- Added as external adapters when exported as an IP

# Vivado HLS Basic Ports

## ➤ Adder Example

```
#include "adders.h"
int adders(int in1, int in2, int *sum) {

    int temp;
    *sum = in1 + in2 + *sum;
    temp = in1 + in2;

    return temp;
}
```

Synthesis


ap\_clk  
ap\_rst  
ap\_ce

- **Clock added to all sequential RTL blocks**
  - One clock per function/block
  - SystemC designs may have a unique clock for each CTHREAD
- **Reset added to all sequential RTL blocks**
  - Only the FSM and any variables initialized in the C are reset by default
  - Reset and polarity options are controlled via the RTL Configuration
    - Solutions/Solution Settings...
- **Optional Clock Enable**
  - An optional clock enable can be added via the sequential RTL configuration
  - When de-asserted it will cause the block to “freeze”
    - All connected blocks are assumed to be using the same CE
    - When the IO protocol of this block freezes, it is expected other blocks do the same
    - Else a valid output may be read multiple times

# Vivado HLS Optional IO : Function Arguments

## ➤ Adder Example

```
#include "adders.h"
int adders(int in1, int in2, int *sum) {
    int temp;
    *sum = in1 + in2 + *sum;
    temp = in1 + in2;
    return temp;
}
```




- **Function Arguments**
  - Synthesized into data ports
- **Function Return**
  - Any return is synthesized into an output port called `ap_return`
- **Pointers (& C++ References)**
  - Can be read from and written to
  - Separate input and output ports for pointer reads and writes
- **Arrays (not shown here)**
  - Like pointers can be synthesized into read and/or write ports

# Vivado HLS Optional IO : Block Level Protocol

## ➤ Adder Example

```
#include "adders.h"
int adders(int in1, int in2, int *sum) {
    int temp;
    *sum = in1 + in2 + *sum;
    temp = in1 + in2;
    return temp;
}
```



- **Block Level Protocol**

- An IO protocol added at the RTL block level
- Controls and indicates the operational status of the block

- **Block Operation Control**

- Controls when the RTL block starts execution (ap\_start)
- Indicates if the RTL block is idle (ap\_idle) or has completed (ap\_done)

- **Complete and function return**

- The ap\_done signal also indicates when any function return is valid

- **Ready (not shown here)**

- If the function is pipelined an additional ready signal (ap\_ready) is added
- Indicates a new sample can be supplied before done is asserted


# Vivado HLS Optional IO : Port IO Protocols

## ➤ Adder Example

```
#include "adders.h"
int adders(int in1, int in2, int *sum) {

    int temp;
    *sum = in1 + in2 + *sum;
    temp = in1 + in2;

    return temp;
}
```



- **Port IO Protocols**

- An IO protocol added at the port level
- Sequences the data to/from the data port

- **Interface Synthesis**

- The design is automatically synthesized to account for IO signals (enables, acknowledges etc.)

- **Select from a pre-defined list**

- The IO protocol for each port can be selected from a list
- Allows the user to easily connect to surrounding blocks


- **Non-standard Interfaces**

- Supported in C/C++ using an arbitrary protocol definition
- Supported natively in SystemC

# Vivado HLS Interfaces Summary

## ➤ Where do you find the summary?

- In the Synthesis report



The screenshot shows the Vivado HLS interface summary report for a project named "dct". The report is titled "dct\_csynth.rpt". The interface summary section is highlighted with a yellow box and contains two tabs: "Ports" and "Sizes and Direction". The "Ports" tab displays a table of RTL ports with their corresponding directions, bit widths, protocols, source objects, and C types. The "Sizes and Direction" tab is also visible. A callout box points to the "dct\_csynth.rpt" file in the project explorer, which is highlighted with a red box. Another callout box points to the "Interface Summary Section (at the end)" in the outline pane, which is also highlighted with a red box.

The same pathname as this from the project directory

RTL Ports	Dir	Bits	Protocol	Source Object	C Type
ap_clk	in	1	ap_ctrl_hs	dct	return value
ap_rst	in	1	ap_ctrl_hs	dct	return value
ap_start	in	1	ap_ctrl_hs	dct	return value
ap_done	out	1	ap_ctrl_hs	dct	return value
ap_idle	out	1	ap_ctrl_hs	dct	return value
ap_ready	out	1	ap_ctrl_hs	dct	return value
input_r_address0	out	6	ap_memory	input_r	array
input_r_ce0	out	1	ap_memory	input_r	array
input_r_q0	in	16	ap_memory	input_r	array
output_r_address0	out	6	ap_memory	output_r	array
output_r_ce0	out	1	ap_memory	output_r	array
output_r_we0	out	1	ap_memory	output_r	array
output_r_d0	out	16	ap_memory	output_r	array

Export the report(.html) using the [Export Wizard](#)  
Open Analysis Perspective [Analysis Perspective](#)

Outline X Directive  
General Information  
Performance Estimates  
Timing (ns)  
Latency (clock cycles)  
Utilization Estimates  
Summary  
Detail  
Interface  
Summary


Interface Summary Section (at the end)

# Vivado HLS Optional IO : IP Adapters

## ➤ Adder Example

```
#include "adders.h"
int adders(int in1, int in2, int *sum) {
    int temp;
    *sum = in1 + in2 + *sum;
    temp = in1 + in2;
    return temp;
}
```

Synthesis




- Added when the IP block is exported
- Available in the IP directory
  - "ip", "sysgen" or "pcore"

# Outline

- **Introduction**
- ***Block Level Protocols***
- **Port Level Protocols**
- **Summary**

# AP\_START: Pulsed




- **Input Data**

- Can be applied when ap\_idle goes low
  - The first read is performed 1 clock cycle after idle goes low
- Input reads can occur in any cycle up until the last cycle

- **Output Data**


- Any function return is valid when ap\_done is asserted high
- Other outputs may output their data at any time after the first read
  - The output can only be guaranteed to be valid with ap\_done if it is registered
  - It is recommended to use a port level IO protocol for other outputs

# AP\_START: Constant High



- **Input and Output data operations**
  - As before
- **The key difference here is that the design is never idle**
  - The next data read is performed immediately

# Pipelined Designs




- **Input Data**
  - Will be read when ap\_ready is high and ap\_idle is low
    - Indicates the design is ready for data
  - Signal ap\_ready will change at the rate of the throughput

This example shows  
an II of 2

- **Output Data**
  - As before, function return is valid when ap\_done is asserted high
  - Other outputs may output their data at any time after the first read
    - It is recommended to use a port level IO protocol for other outputs

# Pipelined Designs: Throughput = 1




- **Input Data when TP=1**
  - It can be expected that ap\_ready remains high and data is continuously read
  - The design will only stop processing when ap\_start is de-asserted
- **Output Data when TP=1**
  - After the first output, ap\_done will remain high while there are samples to process
    - Assuming there is no data decimation (output rate = input rate)

# Disabling Block Level Handshakes

## ► Block Level Handshakes can be disabled

- Select the function in the directives tab, right-click
  - Select Interface & then **ap\_ctrl\_none** for no block level handshakes
  - Select Interface & then **ap\_ctrl\_hs** to re-apply the default



## ► Requirement: Manually verify the RTL


- Without block level handshakes autosim cannot verify the design
  - Will only work in simple combo and TP=1 cases
  - Handshakes are required to know when to sample output signals

It is recommended to leave the default and use Block Level Handshakes


# AP\_CTRL\_CHAIN

## ► Protocol to support pipeline chains: ap\_ctrl\_chain

- Similar to ap\_ctrl\_hs but with additional signal ap\_continue
- Allows blocks to be easily chained in a pipelined manner
- ap\_ctrl\_chain protocol provides back-pressure in systems



# AP\_CTRL\_CHAIN



- Asserting the **ap\_continue** signal Low informs the design that the downstream block that consumes the data is not ready to accept new data
- When **ap\_continue** is asserted Low, the design stalls when it reaches the final state of the current transaction: the output data is presented on the interface, the **ap\_done** signal can be asserted High and the design remains in this state until **ap\_continue** is asserted High


# Outline

- **Introduction**
- **Block Level Protocols**
- ***Port Level Protocols***
- **Summary**

# Port Level IO protocols

## ► We've seen how the function return is validated

- The block level output signal ap\_done goes high to indicate the function return is valid
- This allows downstream blocks to correctly sample the output port



## ► For other outputs, Port Level IO protocols can be added

- Allowing upstream and downstream blocks to synchronize with the other data ports
- The type of protocol depends on the type of C port
  - Pass-by-value scalar
  - Pass-by-reference pointers (& references in C++)
  - Pass-by-reference arrays

The starting point is the type of argument used by the C function

# Let's Look at an Example

```
#include "adders.h"
int adders(int in1, int in2, int *sum) {
    int temp;
    *sum = in1 + in2 + *sum;
    temp = in1 + in2;
    return temp;
}
```

“Sum” is a pointer which is read and written to : an Inout

The port for “Sum” can be any of these interface types

The default for port for “Sum” will be type ap\_ovld

Key:

- I : input
- IO : inout
- O : output
- D : Default Interface

Argument Type	Variable			Pointer Variable		Array			Reference Variable			
	Pass-by-value			Pass-by-reference		Pass-by-reference			Pass-by-reference			
Interface Type	I	IO	O	I	IO	O	I	IO	O	I	IO	O
ap_none	D			D						D		
ap_stable												D
ap_ack												
ap_vld						D						D
ap_ovld					D							D
ap_hs												
ap_memory							D	D	D			
ap_fifo												
ap_bus												
ap_ctrl_none												
ap_ctrl_hs					D							
ap_ctrl_chain												

Supported Interface      Unsupported Interface


# Interface Types

## ► Multiple interface protocols

- Every combination of C argument and port protocol is not supported
- It may require a code modification to implement a specific IO protocol

Key:

I : input  
IO : inout  
O : output  
D : Default Interface



Argument Type	Variable			Pointer Variable			Array			Reference Variable		
	Pass-by-value			Pass-by-reference			Pass-by-reference			Pass-by-reference		
Interface Type	I	IO	O	I	IO	O	I	IO	O	I	IO	O
ap_none	D			D						D		
ap_stable												
ap_ack												
ap_vld							D					D
ap_ovld						D						D
ap_hs												
ap_memory								D	D	D		
ap_fifo												
ap_bus												
ap_ctrl_none												
ap_ctrl_hs				D								
ap_ctrl_chain												

Supported Interface

Unsupported Interface

# Default IO Protocols

## ► The default port protocols

- Inputs: ap\_none
- Outputs: ap\_vld
- Inout: ap\_ovld
  - In port gets ap\_none
  - Out port gets ap\_vld
- Arrays: ap\_memory
- All shown as the default (D) on previous slide

The Vivado HLS shell/console always shows the results of interface synthesis

```
@I [RTGEN-500] Setting interface mode on port 'dct/input_r' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'dct/output_r' to 'ap_memory'.
@I [RTGEN-100] Finished creating RTL model for 'dct'.
```


## ► Result of the default protocols

- No protocol for input ports
  - They should be held stable for the entire transaction
  - There is no way to know when the input will be read
- Output writes have an accompanying output valid signal which can be used to validate them
- Arrays will default to RAM interfaces (2-port RAM is the default RAM)

# Specifying IO Protocols

## ➤ Select the port in the Directives pane to specify a protocol

- Select the port
- Right-click and choose Interface
- Select the protocol from the drop-down menu



## ➤ Or apply using Tcl or Pragma

# Interface Types

## ► Multiple interface protocols

- Every combination of C argument and port protocol is not supported
- It may require a code modification to implement a specific IO protocol

Key:

I : input  
IO : inout  
O : output  
D : Default Interface

No IO Protocol

Wire handshake protocols

Memory protocols : RAM  
: FIFO

Bus protocols

Block Level Protocol

Block level protocols can be applied to the return port - but the port can be omitted and just  
22- 28 the function name specified

Argument Type	Variable			Pointer Variable			Array			Reference Variable		
	Pass-by-value			Pass-by-reference			Pass-by-reference			Pass-by-reference		
Interface Type	I	IO	O	I	IO	O	I	IO	O	I	IO	O
ap_none	D			D						D		
ap_stable												
ap_ack												
ap_vld							D					D
ap_ovld						D						D
ap_hs												
ap_memory								D	D	D		
ap_fifo												
ap_bus												
ap_ctrl_none												
ap_ctrl_hs				D								
ap_ctrl_chain												

Supported Interface      Unsupported Interface

# No IO Protocol

## ➤ AP\_NONE: The default protocol for input ports

- Protocol ap\_none means that no additional protocol signals are added
- The port will be implemented as just a data port

## ➤ Other ports can be specified as ap\_none

- Except arrays which must be a RAM or FIFO interface

## ➤ AP\_STABLE: An ap\_none with fanout benefits

- The ap\_stable type informs High-Level Synthesis that the data applied to this port remains stable during normal operation, but is not a constant value that could be optimized, and the port is not required to be registered
- Typically used for ports that provides configuration data - data that can change but remains stable during normal operation (configuration data is typically only changed during or before a reset)

# Interface Types

## ► Multiple interface protocols

- Every combination of C argument and port protocol is not supported
- It may require a code modification to implement a specific IO protocol

Key:

I : input  
IO : inout  
O : output  
D : Default Interface

No IO Protocol

Wire handshake protocols

Memory protocols : RAM  
: FIFO

Bus protocols

Block Level Protocol

Block level protocols can be applied to the return port - but the port can be omitted and just  
22-30 the function name specified

Argument Type	Variable			Pointer Variable			Array			Reference Variable		
	Pass-by-value			Pass-by-reference			Pass-by-reference			Pass-by-reference		
Interface Type	I	IO	O	I	IO	O	I	IO	O	I	IO	O
ap_none	D			D						D		
ap_stable												
ap_ack												
ap_vld							D					D
ap_ovld						D						D
ap_hs												
ap_memory								D	D	D		
ap_fifo												
ap_bus												
ap_ctrl_none												
ap_ctrl_hs				D								
ap_ctrl_chain												

Supported Interface      Unsupported Interface

# Wire Protocols

- The wire protocols add a valid and/or acknowledge port to each data port
- The wire protocols are all derivatives of protocol ap\_hs

- ap\_ack: add an acknowledge port
- ap\_vld: add a valid port
- ap\_ovld: add a valid port to an output
- ap\_hs: adds both

- Output control signals are used to inform other blocks

- Data has been read at the input by this block (ack)
- Data is valid at the output (vld)
- The other block must accept the control signal (this block will continue)

- Input control signals are used to inform this block




- The output data has been read by the consumer (ack)
- The input from the producer is valid (vld)
- **This block will stall** while waiting for the input controls

# Wire Protocols: Ports Generated


## ➤ The wire protocols are all derivatives of protocol ap\_hs

- Inputs
  - Arguments which are only read
  - The valid is input port indicating when to read
  - Acknowledge is an output indicating it was read
- Outputs
  - Arguments which are only written to
  - Valid is an output indicating data is ready
  - Acknowledge is an input indicating it was read
- Inouts
  - Arguments which are read from and written to
  - These are split into separate in and out ports
  - Each half has handshakes as per Input and Output

ap\_hs is compatible with AXI-Stream



# Handshake IO Protocol



- After start, idle goes low and the RTL operates until a read is required
- The RTL will stall (wait) until the input valid is asserted
- If there is more than one input valid, each can stall the RTL
- It will acknowledge on the same cycle it reads the data (reads on next clock edge)
- An output valid is asserted when the port has data
- The RTL will stall (hold the data and wait) until an input acknowledge is received
- *Done will be asserted when the function is complete*

# Other Handshake Protocols

## ➤ The other wire protocols are derivatives of ap\_hs in behavior

- Some subtleties are worth discussing when the full two-way handshake is **not** used

## ➤ Using the Valid protocols (ap\_vld, ap\_ovld)

- Outputs: Without an associated input acknowledge it is a requirement that the consumer takes the data when the output valid is asserted
  - Protocol ap\_ovld only applies to output ports (is ignored on inputs)
- Inputs: No particular issue.
  - Without an associated output acknowledge, the producer does not know when the data has been read (but the done signal can be used to update values)

## ➤ Using the Acknowledge Protocol (ap\_ack)

- Outputs: Without an associated output valid the consumer will not know when valid data is ready but the design will stall until it receives an acknowledge (**Dangerous**: Lock up potential)
- Inputs: Without an associated input valid, the design will simply read when it is ready and acknowledge that fact.



# Registering IO Reads and Writes

## ► Vivado HLS does not register Input and Outputs by default

- It will chain operations to minimize latency
- The inputs will be read when the design requires them
- The outputs will be written as soon as they are available

## ► Inputs and outputs can be registered

- Inputs will be registered in the first cycle
  - Input pointers and partitioned arrays will be registered when they are required
- Outputs will be registered and held until the next write operation
  - Which for scalars will be the next transaction (can't write twice to the same port) unless the block is pipelined




# Interface Types

## ► Multiple interface protocols

- Every combination of C argument and port protocol is not supported
- It may require a code modification to implement a specific IO protocol

Key:

I : input  
IO : inout  
O : output  
D : Default Interface



Argument Type	Variable			Pointer Variable			Array			Reference Variable		
	Pass-by-value			Pass-by-reference			Pass-by-reference			Pass-by-reference		
Interface Type	I	IO	O	I	IO	O	I	IO	O	I	IO	O
ap_none	D			D						D		
ap_stable												
ap_ack												
ap_vld							D					D
ap_ovld						D						D
ap_hs												
ap_memory								D	D	D		
ap_fifo												
ap_bus												
ap_ctrl_none												
ap_ctrl_hs				D								
ap_ctrl_chain												

Supported Interface

Unsupported Interface

# Memory IO Protocols

## ➤ Memory protocols can be inferred from array and pointer arguments

- Array arguments can be synthesized to RAM or FIFO ports
  - When FIFOs specified on array ports, the ports must be read-only or write-only
- Pointer (and References in C++) can be synthesized to FIFO ports

## ➤ RAM ports

- Support arbitrary/random accesses
- May be implemented with Dual-Port RAMs to increase the bandwidth
  - The default is a Dual-Port RAM interface
- Requires two cycles read access: generate address, read data
  - Pipelining can reduce this overhead by overlapping generation with reading

## ➤ FIFO ports


- Require read and writes to be sequential/streaming
- Always uses a standard FIFO (single-port) model
- Single cycle for both reads and writes

# Memory IO Protocols: Ports Generated

## ► RAM Ports

- Created by protocol ap\_memory
- Given an array specified on the interface
- Ports are generated for data, address & control
  - Example shows a single port RAM
  - A dual-port resource will result in dual-port interface
- Specify the off-chip RAM as a Resource
  - Use the RESOURCE directive on the array port

```
#include "ram.h"
void ram (int d[DEPTH], ...) {
    ...
}
```




## ► FIFO Ports

- Created by protocol ap\_fifo
- Can be used on arrays, pointers and references
- Standard Read/Write, Full/Empty ports generated
  - Arrays: must use separate arrays for read and write
  - Pointers/References: split into In and Out ports

```
#include "fifo.h"
void fifo (int d_o[DEPTH],
           int d_i[DEPTH]) {
    ...
}
```




# Memory IO Protocol (ap\_memory)



- After start, *idle* goes low and the RTL operates
- When a read is required, an address is generated and *CE* asserted high
- Data is available on data input port *d\_q0* in the next cycle
- The read operations may be pipelined
- When a write is required, the address and data are placed on the output ports
- Both *CE* & *WE* are asserted high
- Writes may be pipelined
- *Done* will be asserted when the function is complete


There is no stall behavior initiated by a RAM interface

# FIFO IO Protocol (ap\_fifo, Read)



- After start, idle goes low and the RTL operates until a read is required
- The RTL will stall (wait) until the empty\_n is asserted high to indicate data is available
- As soon as data is available, the fifo read port will go high
- Reads will occur when required, so long as data is available (empty\_n is high)

# FIFO IO Protocol (ap\_fifo, Write)



- When ready, data will be written to the output port
- The RTL will then stall and hold the data until the FIFO is no longer full (full\_n high)
- As soon as data can written, write is asserted high
- A write will occur when required if there is room in the fifo (full\_n high)
- *Done will be asserted when the function is complete*


# Interface Types

## ► Multiple interface protocols

- Every combination of C argument and port protocol is not supported
- It may require a code modification to implement a specific IO protocol

Key:

I : input  
IO : inout  
O : output  
D : Default Interface



Argument Type	Variable			Pointer Variable			Array			Reference Variable		
	Pass-by-value			Pass-by-reference			Pass-by-reference			Pass-by-reference		
Interface Type	I	IO	O	I	IO	O	I	IO	O	I	IO	O
ap_none	D			D						D		
ap_stable												
ap_ack												
ap_vld							D					D
ap_ovld						D						D
ap_hs												
ap_memory								D	D	D		
ap_fifo												
ap_bus												
ap_ctrl_none												
ap_ctrl_hs				D								
ap_ctrl_chain												

Supported Interface

Unsupported Interface

# Bus IO Protocol

## ➤ Vivado HLS supports a Bus IO protocol

- It is that of a generic bus
  - Not an industry standard
- Can be used to communicate with a bus bridge
- The Vivado HLS bus protocol is principally used to connect to adapters

## ➤ The Bus IO protocol supports memcpy

- The bus IO protocol supports the C function memcpy
- This provides a high performance interface for bursting data in a DMA like fashion

## ➤ The Bus IO protocol supports complex pointer arithmetic at the IO

- Pointers at the IO can be synthesized to ap\_fifo or ap\_bus
  - If using ap\_fifo, the accesses must be sequential
  - If pointer arithmetic is used, the port must use ap\_bus

# Standard and Burst Mode

## ➤ Standard Mode

- Each access to the bus results in a request then a read or write operation
- Multiple read or writes can be performed in a single transaction

### Single read and write in Standard Mode

```
void foo (int *d) {  
    static int acc = 0;  
    int i;  
  
    acc += d[i];  
    d[i] = acc;  
}
```

### Multiple reads and writes in Standard Mode

```
#include <inttypes.h>  
  
void foo (int *d) {  
    static int acc = 0;  
    int i;  
  
    for (i=0;i<4;i++) {  
        acc += d[i];  
        d[i] = acc;  
    }  
}
```

```
void foo (int *d) {  
    static int acc = 0;  
    int i;  
  
    for (i=0;i<4;i++) {  
        acc += *(d+i);  
        *(d+i) = acc;  
    }  
}
```

## ➤ Burst Mode

- Use the memcpy command
- Copies data between array & a pointer argument
- The pointer argument can be a bus interface
  - This example uses a size of 4
  - This is more efficient for higher values

### Burst Mode


```
void foo (int *d) {  
    int buf1[4], buf2[4];  
    int i;  
  
    memcpy(buf1,d,4*sizeof(int));  
  
    for (i=0;i<4;i++) {  
        buf2[i] = buf1[3-i];  
    }  
  
    memcpy(d,buf2,4*sizeof(int));  
}
```

# Bus IO Protocol: Ports Generated

## ► Bus request then access protocol

- The protocol will request a read/write bus access
- Then read or write data in single or burst mode

```
#include "foo.h"  
  
void foo (int *d) {  
    ...  
}
```




Input Ports	Description
<code>d_datain</code>	Input data.
<code>d_req_full_n</code>	Active low signal indicates the bus bridge is full. The design will stall, waiting to write.
<code>d_rsp_empty_n</code>	Active low signal indicates the bus bridge is empty and can accept data.

**Standard Mode:** The address port gives the index address e.g.  
 $*(d+i)$ , `addr` = value of “`i`”

Output Ports	Description
<code>d_dataout</code>	Output data.
<code>d_req_write</code>	Asserted to initiate a bus access.
<code>d_req_din</code>	Asserted if the bus access is to write. Remains low if the access is to read.
<code>d_rsp_read</code>	Asserted to start a bus read (completes a bus access request and starts reading data)
<code>d_address</code>	Offset for the base address.
<code>d_size</code>	Indicates the burst (read or write) size.

# Bus IO Protocol (Standard, Read)


```
void foo (int *d) {  
    static int acc = 0;  
    int i;  
    for (i=0;i<4;i++) {  
        acc += d[i+1];  
        d[i] = acc;  
    }  
}
```



- After start, idle goes low and the RTL operates until a read is required
- A req\_write high with req\_din low indicates a read request
- A read address is supplied: value is the pointer index value
- The RTL will stall (wait) until the empty\_n is asserted high to indicate data is available
- As soon as data is available, rsp\_read will go high
- Reads will occur when required, so long as data is available (empty\_n is high)

# Bus IO Protocol (Standard, Write)


```
void foo (int *d) {  
    static int acc = 0;  
    int i;  
    for (i=0;i<4;i++) {  
        acc += d[i+1];  
        d[i] = acc;  
    }  
}
```



- After start, *idle* goes low and the RTL operates until a write is required
- When a write is required, data and address are applied
- The RTL will stall (wait) until the *full\_n* is asserted high to indicate space is available
- As soon as data is available, *rsp\_write* and *req-din* will go high
- A *req\_write* high with *req\_din* high indicates a write request
- There is no acknowledge for writes in this interface
- Write will occur when required, so long as data is available (*full\_n* is high)

# Bus IO Protocol (Burst, Read)


```
void foo (int *d) {  
    int buf1[4], buf2[4];  
    int i;  
    memcpy(buf1,d,4*sizeof(int));  
  
    for (i=0;i<4;i++) {  
        buf2[i] = buf1[3-i];  
    }  
    memcpy(d,buf2,4*sizeof(int));  
}
```



- Similar to a Standard Mode
- This example uses a burst=4
- The base address is zero
- The burst size is placed on port size
- All reads are done consecutively
- The empty\_n signal will stall the RTL until data is available

# Bus IO Protocol (Burst, Write)

```
void foo (int *d) {  
    int buf1[4], buf2[4];  
    int i;  
    memcpy(buf1,d,4*sizeof(int));  
  
    for (i=0;i<4;i++) {  
        buf2[i] = buf1[3-i];  
    }  
    memcpy(d,buf2,4*sizeof(int));  
}
```



- Similar to a Standard Mode
- This example uses a burst=4
- The base address is zero
- The burst size is placed on port size
- All writes are done consecutively
- The full\_n signal will stall the RTL until data is available

# Outline

- **Introduction**
- **Block Level Protocols**
- **Port Level Protocols**
- ***Summary***

# Summary

## ➤ Vivado HLS has four types of IO

- Data ports created by the original C function arguments
- IO protocol signals added at the Block-Level
- IO protocol signals added at the Port-Level
- IO protocol signals added externally as Pcore Interfaces

## ➤ Block Level protocols provide default handshake

- Block Level handshakes are added to the RTL design
- Enables system level control & sequencing

## ➤ Port Level Protocols provide wide support for all standard IO protocols

- The protocol is dependent on the C variable type