



Using Vivado HLS

Vivado HLS 2013.3 Version

Objectives

➤ After completing this module, you will be able to:

- List various OS under which Vivado HLS is supported
- Describe how projects are created and maintained in Vivado HLS
- State various steps involved in using Vivado HLS project creation wizard
- Distinguish between the role of top-level module in testbench and design to be synthesized
- List various verifications which can be done in Vivado HLS
- List Vivado HLS project directory structure

Outline

- *Invoking Vivado HLS*
- **Project Creation using Vivado HLS**
- **Synthesis to IPXACT Flow**
- **Design Analysis**
- **Other Ways to use Vivado HLS**
- **Summary**


Vivado HLS OS Support

- Vivado HLS is supported on both Linux and Windows
- Vivado HLS tool available under two licenses

- HLS license
 - HLS license come with Vivado System Edition
 - Supports all 7 series devices including Zynq® All Programmable SoC
 - Does not support Virtex®-6 and earlier devices
- VIVIADO_HLS license
 - Standalone license is a separate licensing feature
 - Supports 7 series, Zynq, Virtex-6, and earlier families
 - Uses ISE implementation engine

Operating System	Version
Windows	Windows XP Professional (32/64-bit) Windows 7 Professional (32/64-bit) Windows Server 2008 (64-bit)
Red Hat Linux	RHEL Enterprise Workstation 5 (32/64-bit) RHEL Enterprise Workstation 6 (32/64-bit)
SUSE	SUSE Linux Workstation 11 (32/64-bit)


Invoke Vivado HLS from Windows Menu



The first step is to open or create a project



Vivado HLS GUI



Outline

- Invoking Vivado HLS
- *Project Creation using Vivado HLS*
- Synthesis to IPXACT Flow
- Design Analysis
- Other Ways to use Vivado HLS
- Summary

Vivado HLS Design Flow

➤ Starts at C (+ constraints)


- C
- C++
- SystemC

➤ Produces RTL (+ constraints)

- Verilog
- VHDL
- SystemC

➤ Automates Flow

- Verification
- Implementation




Vivado HLS Projects and Solutions

► Vivado HLS is project based

- A project specifies the source code which will be synthesized
- Each project is based on one set of source code
- Each project has a user specified name

► A project can contain multiple solutions

- Solutions are different implementations of the same code
- Auto-named solution1, solution2, etc.
- Supports user specified names
- Solutions can have different clock frequencies, target technologies, synthesis directives




► Projects and solutions are stored in a hierarchical directory structure

- Top-level is the project directory
- The disk directory structure is identical to the structure shown in the GUI project explorer (except for source code location)

Vivado HLS Step 1: Create or Open a project

► Start a new project

- The GUI will start the project wizard to guide you through all the steps




► Open an existing project

- All results, reports and directives are automatically saved/remembered
- Use “Recent Project” menu for quick access


Project Wizard

► The Project Wizard guides users through the steps of opening a new project




Define project and directory


Step-by-step guide ...



Add design source files



Specify test bench files



Specify clock and select part

Project Level Information

1st Solution Information


Define Project & Directory

► Define the project name

- Note, here the project is given the extension .prj
- A useful way of seeing it's a project (and not just another directory) when browsing

► Browse to the location of the project

- In this example, project directory “dct.prj” will be created inside directory “lab1”



Add Design Source Files

➤ Add Design Source Files


- This allows Vivado HLS to determine the top-level design for synthesis, from the test bench & associated files
- Not required for SystemC designs

➤ Add Files...

- Select the source code file(s)
- The CTRL and SHIFT keys can be used to add multiple files
- No need to include headers (.h) if they reside in the same directory

➤ Select File and Edit CFLAGS...

- If required, specify C compile arguments using the “Edit CFLAGS...”
 - Define macros: -DVERSION1
 - Location of any (header) files not in the same directory as the source: -I../include



Specify Test Bench Files

➤ Use “Add Files” to include the test bench

- Vivado HLS will re-use these to verify the RTL using co-simulation

➤ And all files referenced by the test bench


- The RTL simulation will be executed in a different directory
(Ensures the original results are not over-written)
- Vivado HLS needs to also copy any files accessed by the test bench
- Input data and output results (*.dat) are shown in this example

➤ Add Folders

- If the test bench uses relative paths like “sub_directory/my_file.dat” you can add “sub_directory” as a folder/directory

➤ Use “Edit CFLAGS...”

- To add any C compile flags required for compilation



Test benches I

- The test bench should be in a separate file
- Or excluded from synthesis
 - The Macro `_SYNTHESIS_` can be used to isolate code which will not be synthesized
 - This macro is defined when Vivado HLS parses any code (`-D _SYNTHESIS_`)

```
// test.c
#include <stdio.h>
void test (int d[10]) {
    int acc = 0;
    int i;
    for (i=0;i<10;i++) {
        acc += d[i];
        d[i] = acc;
    }
}
#ifndef _SYNTHESIS_
int main () {
    int d[10], i;
    for (i=0;i<10;i++) {
        d[i] = i;
    }
    test(d);
    for (i=0;i<10;i++) {
        printf("%d %d\n", i, d[i]);
    }
    return 0;
}
#endif
```

Design to be synthesized

Test Bench
Nothing in this ifndef will be read
by Vivado HLS
(will be read by gcc)

Test benches II

➤ Ideal test bench

- Should be self checking
 - RTL verification will re-use the C test bench
- If the test bench is self-checking
 - Allows RTL Verification to be run without a requirement to check the results again
- RTL verification “passes” if the test bench return value is 0 (zero)
 - Actively return a 0 if the simulation passes

```
int main () {
    // Compare results
    int ret = system("diff --brief -w test_data/output.dat test_data/output.golden.dat");
    if (ret != 0) {
        printf("Test failed !!!\n", ret); return 1;
    } else {
        printf("Test passed !\n", ret); return 0;
    }
}
```

The **-w** option ensures the “newline” does not cause a difference between Windows and Linux files

- Non-synthesizable constructs may be added to a synthesize function if **_SYNTHESIS_** is used

```
#ifndef __SYNTHESIS__
    image_t *yuv = (image_t *)malloc(sizeof(image_t));
#else // Workaround malloc() calls w/o changing rest of code
    image_t _yuv;
#endif
```

Solution Configuration

► Provide a solution name


- Default is solution1, then solution2 etc.

► Specify the clock

- The clock uncertainty is subtracted from the clock to provide an “effective clock period”
- Vivado HLS uses the “effective clock period” for Synthesis
- Provides users defined margin for downstream RTL synthesis, P&R

► Select the part

- Select a device family after applying filters such as family, package and speed grade (see next slide)




Selecting Part and Implementation Engine

➤ Select the target part either through Parts or Boards specify

➤ Select RTL Tools

- Auto

- Will select Vivado for 7 Series and Zynq devices
- Will select ISE for Virtex-6 and earlier families



- Vivado

- ISE

- ISE Design Suite must be installed and must be included in the PATH variable

Device	Family	Package	Speed
xc7z020clg484-1	zynq	clg484	-1
xc7z020clg484-2	zynq	clg484	-2
xc7z020clg484-3	zynq	clg484	-3

Board	Part	Family	Package	Speed
Zynq ZC702 Evaluation Platform	xc7z020clg484-1	zynq	clg484	-1
Zynq ZC706 Evaluation Platform	xc7z045ffg900-1	zynq	ffg900	-1
ZedBoard Zynq Evaluation and Development Board	xc7z020clg484-1	zynq	clg484	-1


Clock Specification

➤ Clock frequency must be specified


- Only 1 clock can be specified for C/C++ functions
- SystemC can define multiple clocks

➤ Clock uncertainty can be specified

- Subtracted from the clock period to give an effective clock period
- The effective clock period is used for synthesis
 - Should not be used as a design parameter
 - Do not vary for different results: this is your safety margin
- A user controllable margin to account for downstream RTL synthesis and P&R




A Vivado HLS Project




Vivado HLS GUI Toolbar

► The primary commands have toolbar buttons

- Easy access for standard tasks
- Button highlights when the option is available
 - E.g. cannot perform C/RTL simulation before synthesis



Files: Views, Edits & Information



Outline

- Invoking Vivado HLS
- Project Creation using Vivado HLS
- *Synthesis to IPXACT Flow*
- Design Analysis
- Other Ways to use Vivado HLS
- Summary

Synthesis

➤ Run C Synthesis

➤ Console

- Will show run time information
- Examine for failed constraints


➤ A “syn” directory is created

- Verilog, VHDL & SystemC RTL
- Synthesis reports for all non-inlined functions


➤ Report opens automatically

- When synthesis completes

➤ Report is outlined in the Auxiliary pane



Vivado HLS : RTL Verification



RTL output in Verilog, VHDL and SystemC

Automatic re-use of the C-level test bench


RTL verification can be executed from within Vivado HLS

Support for Xilinx simulators (XSim and ISim) and 3rd party HDL simulators in automated flow

RTL Verification: Under-the-Hood

➤ RTL Co-Simulation

- Vivado HLS provides RTL verification
- Creates the wrappers and adapters to re-use the C test bench



- Prior to synthesis
 - Test bench
 - Top-level C function
- After synthesis
 - Test bench
 - SystemC wrapper created by Vivado HLS
 - SystemC adapters created by Vivado HLS
 - RTL output from Vivado HLS
 - SystemC, Verilog or VHDL

There is no HDL test bench created

RTL Verification Support

➤ Vivado HLS RTL Output

- Vivado HLS outputs RTL in SystemC, Verilog and VHDL
 - The SystemC output is at the RT Level
 - The input is not transformed to SystemC at the ESL

➤ RTL Verification with SystemC

- The SystemC RTL output can be used to verify the design without the need for a HDL simulator and license

➤ HDL Simulation Support

- Vivado HLS supports HDL simulators on both Windows & Linux
- The 3rd party simulator executable must be in OS search path

Simulator	Linux	Windows
XSim (Vivado Simulator)	Supported	Supported
ISim (ISE Simulator)	Supported	Supported
Mentor Graphics ModelSim	Supported	Supported
Synopsys VCS	Supported	Not Available
NCSim	Supported	Not Available
Riviera	Supported	Supported

C/RTL Co-simulation

➤ Start Simulation

- Opens the dialog box

➤ Select the RTL


- SystemC does not require a 3rd party license
- Verilog and VHDL require the appropriate simulator
 - Select the desired simulator
- Run any or all

➤ Options

- Can output trace file (VCD format)
- Optimize the C compilation & specify test bench linker flags
- The “setup only” option will not execute the simulation

➤ OK will run the simulator

- Output files will be created in a “sim” directory



Simulation Results

➤ Simulation output is shown in the console

➤ Expect the same test bench response


- If the C test bench plots, it will work with the RTL design (but slower)

➤ Sim Directory


- Will contain a sub-directory for each RTL which is verified

➤ Report

- A report is created and opened automatically



Vivado HLS : RTL Export



RTL output in Verilog, VHDL and SystemC

Scripts created for RTL synthesis tools

RTL Export to IP-XACT, SysGen, and Pcore formats

IP-XACT and SysGen => Vivado HLS for 7 Series
and Zynq families
PCore => Only Vivado HLS Standalone for all
families

RTL Export Support

➤ RTL Export

- Can be exported to one of the three types
 - IP-XACT formatted IP for use with Vivado System Edition (SE)
 - 7 Series and Zynq families only; supported by HLS and VIVADO_HLS licenses
 - A System Generator IP block
 - 7 Series and Zynq families only; supported by HLS and VIVADO_HLS licenses
 - Pcore formated IP block for use with EDK
 - 7 Series, Zynq, Spartan-3, Spartan-6, Virtex-4/5/6 families; supported by Vivado_HLS license

➤ Generation in both Verilog and VHDL for non-bus or non-interface based designs


➤ Logic synthesis will automatically be performed

- HLS license will use Vivado RTL Synthesis
- VIVADO_HLS license will use ISE (XST)

RTL Export: Synthesis

► RTL Synthesis can be performed to evaluate the RTL

- IP-XACT and System Generator formats: Vivado synthesis performed
- Pcore format: ISE synthesis is performed




► RTL synthesis results are not included with the IP package

- Evaluate step is provided to give confidence
 - Timing will be as estimate (or better)
 - Area will be as estimated (or better)
- Final RTL IP is synthesized with the rest of the RTL design
 - RTL Synthesis results from the Vivado HLS evaluation are not used

RTL Export: IP Repositories

➤ IP can be imported into other Xilinx tools





RTL Export for Implementation

➤ Click on Export RTL

- Export RTL Dialog opens

➤ Select the desired output format



➤ Optionally, configure the output

➤ Select the desired language

➤ Optionally, click on Evaluate button for invoking implementation tools from within Vivado HLS

➤ Click OK to start the implementation

RTL Export (Evaluate Option) Results

➤ Impl directory created

- Will contain a sub-directory for each RTL which is synthesized

➤ Report

- A report is created and opened automatically

```
Vivado HLS Console
Phase 9 Post Router Timing | Checksum: 17cfbf6fb

Time (s): cpu = 00:01:00 ; elapsed = 00:00:28 . Memory (MB): peak = 941.410 ; gain = 93.391
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 17cfbf6fb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:28 . Memory (MB): peak = 941.410 ; gain = 93.391

Routing Is Done.

Vivado HLS Console
LUT: 279
FF: 134
DSP: 1
BRAM: 5
SRL: 0
==== Final timing ===
CP required: 10.000
CP achieved: 6.192
Timing met
INFO: [Common 17-206] Exiting Vivado at Mon Oct 14 15:49:19 2013...
@I [LIC-101] Checked in feature [VIVADO_HLS]
```

The screenshot shows the 'Export Report for 'dct'' window. It includes sections for General Information, Resource Usage, and Final Timing.

General Information:

- Report date: Mon Oct 14 15:49:18 -0700 2013
- Device target: xc7z020clg484-1
- Implementation tool: Xilinx Vivado v.2013.3

Resource Usage:

	VHDL
SLICE	89
LUT	279
FF	134
DSP	1
BRAM	5
SRL	0

Final Timing:


	VHDL
CP required	10.000
CP achieved	6.192

Timing met

RTL Export Results (Evaluate Option Unchecked)

➤ Impl directory created

- Will contain a sub-directory for both VHDL and Verilog along with the ip directory



➤ No report will be created

➤ Observe the console

- No packing, routing phases

```
Vivado HLS Console

Starting export RTL ...
C:/Xilinx/Vivado_HLS/2013.3/bin/vivado_hls.bat C:/xup/hls/labs/lab1/dct.prj/solution1/expo
@I [LIC-101] Checked out feature [VIVADO_HLS]
@I [HLS-10] Running 'C:/Xilinx/Vivado_HLS/2013.3/bin/unwrapped/win64.o/vivado_hls.exe'
for user 'parimalp' on host 'xsjparimalp30' (Windows NT_amd64 version 6.1) on I
in directory 'C:/xup/hls/labs/lab1'
@I [HLS-10] Opening project 'C:/xup/hls/labs/lab1/dct.prj'.
@I [HLS-10] Opening solution 'C:/xup/hls/labs/lab1/dct.prj/solution1'.
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [IMPL-8] Exporting RTL as an IP in IP-XACT.

***** Vivado v2013.3 (64-bit)
**** SW Build 328145 on Sun Oct 13 18:10:54 MDT 2013
**** IP Build 191624 on Sun Oct 13 14:03:12 MDT 2013
** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: Implementation
INFO: [Common 17-81] Feature available: Implementation
INFO: [Device 21-36] Loading parts and site information from c:/Xilinx/Vivado/2013.3/data/
Parsing RTL primitives file [c:/Xilinx/Vivado/2013.3/data/part/xilinx/rtl/prims/rtl_prims
Finished parsing RTL primitives file [c:/Xilinx/Vivado/2013.3/data/part/xilinx/rtl/prims/
source_ippack.tcl -notrace
INFO: [Common 17-206] Exiting Vivado at Mon Oct 14 16:15:15 2013...
@I [LIC-101] Checked in feature [VIVADO_HLS]
```


Outline

- Invoking Vivado HLS
- Project Creation using Vivado HLS
- Synthesis to IPXACT Flow
- *Design Analysis*
- Other Ways to use Vivado HLS
- Summary

Analysis Perspective

➤ Perspective for design analysis

- Allows interactive analysis




Performance Analysis

The screenshot shows the Vivado HLS Performance Analysis interface. On the left, the 'Performance - dct_1d' window displays a hierarchical navigation tree under 'Hierarchical Navigation'. The current module path is shown as `dct > dct 2d > dct 1d`. The tree lists various operations and control statements, such as `i_21_read(wire ...)`, `i_22_read(wire ...)`, `[+]DCT_Outer_Loop`, `exitcond(icmp)`, `k_1(+)`, `[+]DCT_Inner_Loop`, `tmp_1(+)`, `p_addr3(+)`, and `node_60(write)`. A red arrow points from the 'Loop Hierarchy' node in the tree to a yellow box labeled 'Loop Hierarchy' below it. Another red arrow points from the 'Loop Hierarchy' box to a callout box containing the text: 'Select operations and right-click to cross reference with the C source and HDL'. Below the tree, two buttons are visible: 'Operations, loops and functions' and 'Scheduled States'. At the bottom, tabs for 'Performance' and 'Resource Sharing' are present. On the right, the 'C Source' window shows the C code for the `dct_1d` function:

```
File: C:\Vivado_HLS_Tutorial\Design_Analysis\lab1\dct.c
1|
2#include "dct.h"
3
4void dct_1d(dct_data_t src[DCT_SIZE], dct_data_t dst[DCT_SIZE], const dct_coeff_table_t dct_coeff_table[DCT_SIZE])
5{
6    unsigned int k, n;
7    int tmp;
8    const dct_coeff_table_t dct_coeff_table[DCT_SIZE];
9#include "dct_coeff_table.txt"
10}
11
12 DCT_Outer_Loop:
13    for (k = 0; k < DCT_SIZE; k++) {
14        for (n = 0; n < DCT_SIZE; n++) {
15            tmp = src[n] * dct_coeff_table[k][n];
16            if (tmp < 0) {
17                tmp = -tmp;
18            }
19            dst[k] = DESCALE(tmp, CONST_BITS);
20        }
21    }
22
23 void dct_2d(dct_data_t in_block[DCT_SIZE][DCT_SIZE], dct_data_t out_block[DCT_SIZE][DCT_SIZE])
24{}
```

Resources Analysis




Outline

- Invoking Vivado HLS
- Project Creation using Vivado HLS
- Synthesis to IPXACT Flow
- Design Analysis
- *Other Ways to use Vivado HLS*
- Summary

Command Line Interface: Batch Mode

► Vivado HLS can also be run in batch mode

- Opening the Command Line Interface (CLI) will give a shell



- Supports the commands required to run Vivado HLS & pre-synthesis verification (gcc, g++, apcc, make)

Using Vivado HLS CLI

➤ Invoke Vivado HLS in interactive mode

- Type Tcl commands one at a time

```
> vivado_hls -i
```

➤ Execute Vivado HLS using a Tcl batch file

- Allows multiple runs to be scripted and automated

```
> vivado_hls -f run_aesl.tcl
```

➤ Open an existing project in the GUI

- For analysis, further work or to modify it

```
> vivado_hls -p my.prj
```


➤ Use the shell to launch Vivado HLS GUI

```
> vivado_hls
```

Using Tcl Commands

► When the project is created

- All Tcl command to run the project are created in script.tcl
 - User specified directives are placed in directives.tcl
- Use this as a template from creating Tcl scripts
 - Uncomment the commands before running the Tcl script




The screenshot shows the Vivado HLS project structure on the left and the content of the `script.tcl` file on the right. A red arrow points from the `script.tcl` file in the project tree to the corresponding line in the code editor.

```
1 #####  
2 ## This file is generated automatically by Vivado HLS.  
3 ## Please DO NOT edit it.  
4 ## Copyright (C) 2013 Xilinx Inc. All rights reserved.  
5 #####  
6 open_project dct.prj  
7 set_top dct  
8 add_files ../../ise_labs/labs/lab3/dct.c  
9 add_files -tb ../../ise_labs/labs/lab3/dct_test.c  
10 add_files -tb ../../ise_labs/labs/lab3/in.dat  
11 add_files -tb ../../ise_labs/labs/lab3/out.golden.dat  
12 open_solution "solution1"  
13 set_part {xc7z020clg484-1}  
14 create_clock -period 10 -name default  
15 source "./dct.prj/solution1/directives.tcl"  
16 csim_design  
17 csynth_design  
18 cosim_design -trace_level none  
19 export_design -format ip_catalog -description "An IP generated by Vivado HLS" -vendor ">  
20
```

Help

➤ Help is always available

- The Help Menu
- Opens User Guide, Reference Guide and Man Pages



➤ In interactive mode

- The help command lists the man page for all commands

```
Vivado_hls> help add_files
SYNOPSIS
  add_files [OPTIONS] <src_files>
Etc...
```

Auto-Complete all commands using the tab key

Outline

- Invoking Vivado HLS
- Project Creation using Vivado HLS
- Synthesis to IPXACT Flow
- Design Analysis
- Other Ways to use Vivado HLS
- *Summary*

Summary

- Vivado HLS can be run under Windows XP, Windows 7, Red Hat Linux, and SUSE OS
- Vivado HLS can be invoked through GUI and command line in Windows OS, and command line in Linux
- Vivado HLS project creation wizard involves
 - Defining project name and location
 - Adding design files
 - Specifying testbench files
 - Selecting clock and technology
- The top-level module in testbench is main() whereas top-level module in the design is the function to be synthesized

Summary

► Vivado HLS project directory consists of

- *.prj project file
- Multiple solutions directories
- Each solution directory may contain
 - impl, synth, and sim directories
 - The impl directory consists of pcores, verilog, and vhdl folders
 - The synth directory consists of reports, systemC, vhdl, and verilog folders
 - The sim directory consists of testbench and simulation files