

A PROJECT REPORT

On

**Implementation of High-Speed Constant Multiplication**

Submitted in partial fulfillment of the requirement for

The award of the Degree of

**BACHELOR OF TECHNOLOGY**

In

**ELECTRONICS AND COMMUNICATION ENGINEERING**

By

N. SANDEEP SAI (15JN1A0493)

K. G. N. SAI SRIRAM (15JN1A0475)

M. SASI KUMAR (15JN1A0487)

P. PRADEEP (15JN1A04A8)

M. RAVI KUMAR (15JN1A0478)

**Under the Esteemed Guidance of**

**Mr. P. ANIL KUMAR**, MTech.(Ph.D)

**Assistant Professor**

Dept. of Electronics & Communication Engineering



**Department of Electronics and Communication Engineering**

**SREE VENKATESWARA COLLEGE OF  
ENGINEERING: NELLORE**

(Approved by AICTE, New Delhi & Affiliated to JNTU, Ananthapuramu)

**2015-19**

**Department of Electronics and Communication Engineering**

**SREE VENKATESWARA COLLEGE OF  
ENGINEERING: NELLORE**

**(Approved by AICTE, New Delhi & Affiliated to JNTU, Ananthapuramu).**

**CERTIFICATE**

This is to certify that the project report entitled “IMPLEMENTATION OF HIGH-SPEED CONSTANT MULTIPLICATION” being submitted by N. SANDEEP SAI (15JN1A0493) K. G. N. SAI SRIRAM (15JN1A0475), M. SASI KUMAR (15JN1A0487), P. PRADEEP (15JN1A04A8), M. RAVI KUMAR (15JN1A0478) in partial fulfillment for the award of the award of the Degree of BACHELOR OF TECHNOLOGY in ELECTRONICS AND COMMUNICATION ENGINEERING to the Jawaharlal Nehru Technological University Ananthapuramu, is a record of bonafied work carried out under my guidance and supervision. The results embodied in this project report have not been submitted to any other University or Institute for the award of any degree.

Signature of Project supervisor

P.ANIL KUMAR, M.Tech, (Ph. D)

PROJECT GUIDE

Department of E.C.E

Sree Venkateswara College of

Engineering, Nellore.

Signature of the Head of Department

P.GIRI PRASAD, M.Tech, (Ph. D)

HEAD OF THE DEPARTMENT

Department of E.C.E

Sree Venkateswara College of

Engineering, Nellore.

Signature of External Examiner

## DECLARATION

We hereby declare that the project report entitled, “**IMPLEMENTATION OF HIGH-SPEED CONSTANT MULTIPLICATION**” completed and written by us has not been previously formed the basis for the award of any degree certificate.

Place:

Date:

N. SANDEEP SAI (15JN1A0493)

K.G.N. SAI SRIRAM (15JN1A0475)

M. SASI KUMAR (15JN1A0487)

P. PRADEEP (15JN1A04A8)

M. RAVI KUMAR (15JN1A0478)

## ACKNOWLEDGEMENT

We take our project guide, **MR. P. ANIL KUMAR**, for his guidance, valuable suggestions and support in the completion of the project.

We take this opportunity to express our cordial and gratitude and deep sense of indebtedness to our project guide Asst. Prof. Mr. P. ANIL KUMAR for the valuable guidance and his kind and whole hearted support to us. We feel thankful to him for his innovative ideas, which lead to the successful completion of our project work.

We owe our guidance to our beloved head of the department of “**ELECTRONICS AND COMMUNICATION ENGINEERING**” **P. GIRI PRASAD**, for his timely help, encouragement and interest in this work.

We owe our guidance to our beloved principal **Dr. S. V. PADMAJARANI**, for her timely help, encouragement and interest in this work.

We are thankful to our beloved chairman **Sri Dr. P. BABU NAIDU** who took keen interest and encouraged us in every effort throughout this course.

In conclusion, we express my sincere thanks to teaching staff, lab assistants, classmates and friends who have helped us either directly or indirectly in carrying out this project work and especially to our parents who helped us thoroughly for shaping out the things well in order.

### PROJECT ASSOCIATES

N. SANDEEP SAI	(15JN1A0493)
K.G.N. SAI SRIRAM	(15JN1A0475)
M. SASI KUMAR	(15JN1A0487)
P. PRADEEP	(15JN1A04A8)
M. RAVI KUMAR	(15JN1A0478)

## **ABSTRACT**

FPGA contains the limited resources such as limited multipliers, look up tables, memory and DSP blocks. Operations such as FIR and FFT contains a large number of multipliers. The major theme of this project is to implement a reconfigurable multiplier based on the Look up tables which saves a lot of resources.

By using the proposed method, it reduces the run-time of the fusion process, which raises the usability and application domain of the proposed method of run-time reconfiguration. It introduces a new approach to generate pipelined run-time reconfigurable constant multipliers for field programmable gate arrays (FPGAs). It produces results close to the optimum. It is based on an optimal algorithm which fuses already optimized pipelined constant multipliers generated by an existing heuristic called reduced pipelined adder graph (RPAG). It searches for solutions that result in minimal multiplexer overhead. An extensive evaluation of the proposed method confirms a FPGA resource reduction on average compared to previous work. Switching between given set of constants of such multipliers is important to realize hardware efficient run time adaptable filters. Two low level optimizations are presented, which further reduce resource consumption and are included into an automatic VHDL code generation.

## **CONTENTS**

<b>CHAPTER</b>	<b>TITLE</b>	<b>PAGE</b>
<b>1</b>	<b>INTRODUCTION</b>	<b>01-05</b>
	1.1 Objective of the project	4
	1.2 Organization of thesis	5
<b>2</b>	<b>LITERATURE REVIEW</b>	<b>06</b>
<b>3</b>	<b>RECONFIGURABLE PIPELINED ADDER GRAPH</b>	<b>07-08</b>
	3.1 Implementation of PAG fusion algorithm	7
	3.1.1 Pipelined Adder Graph	7
	3.1.2. Improved Pipelined Adder Graph Fusion	7
	3.1.3. Complexity Consideration	8
	3.1.4. Reconfigurable Using Logic Multiplexers on FPGA	8
<b>3.2</b>	<b>Implentation Of High - Speed Constant Multiplication</b>	<b>09-11</b>
	3.2.1 Multiplexer Mapping	9
	3.2.2 Switchable adder, subtractor mapping	9
	3.2.3 Constant Multiplication on Integratred Circuits	9
	3.2.4 Multiple constant Multiplication	10
	3.2.5 Implementation of constant Multiplication on FPGA	10
	3.2.6 Reduced Pipelined Adder Graph Algorithm	10
	3.2.7 Look- Up table based constant Multiplication	10
	3.2.8 Reconfigurable constant Multiplication Using LUT	11
	3.2.9 Reconfiguration Time	11
<b>4</b>	<b>PROJECT FLOW</b>	<b>12-16</b>
<b>5</b>	<b>RESULTS</b>	<b>17-23</b>
	5.1 Applications	24

	5.2 Advantages	24
<b>6</b>	<b>CONCLUSION AND FUTURE SCOPE</b>	<b>25</b>
	<b>BIBLIOGRAPHY</b>	
	<b>APPENDIX</b>	

## **LIST OF FIGURES**

<b>Fig No</b>	<b>NAME</b>	<b>PAGE NO</b>
4.1	RPAG Algorithm	12
4.2	Combination of Adders	13
5.1	Compilation report of FA32	17
5.2	Simulation report of FA32	18
5.3	Compilation report of RPAG	19
5.4	Simulation report of RPAG	20
5.5	Compilation report of FIR	21
5.6	Simulation report of FIR	22

## **LIST OF TABLES**

<b>Table No</b>	<b>Name</b>	<b>Page no</b>
5.1	Comparison for FA32, RPAG, FIR	23