```
Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc. All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp
Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
--> Parameter xsthdpdir set to xst
Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
--> Reading design: Digital Clock 12 hrFomrat.prj
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
      4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
      8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
           8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report
______
     Synthesis Options Summary
______
---- Source Parameters
Input File Name : "Digital Clock 12 hrFomrat.prj"
Ignore Synthesis Constraint File : NO
---- Target Parameters
Output File Name
                                : "Digital Clock 12 hrFomrat"
Output Format
                                 : NGC
Target Device
                                 : xc7a100t-3-fgg484
TOP MODULE Name

Automatic FSM Extraction

FSM Encoding Algorithm

Safe Implementation

FSM Style

RAM Extraction

RAM Style

RAM Style
RAM Style
                                : Auto
ROM Extraction
                                 : Yes
Shift Register Extraction : YES
ROM Style
                                 : Auto
```

: YES Resource Sharing Asynchronous To Synchronous : NO Shift Register Minimum Size : 2 Use DSP Block : Auto Automatic Register Balancing : No ---- Target Options : Auto LUT Combining Reduce Control Sets : Auto : YES Add IO Buffers Global Maximum Fanout : 100000 Add Generic Clock Buffer (BUFG) : 32 Register Duplication Optimize Instantiated Primitives : NO Use Clock Enable : Auto Use Synchronous Set : Auto
Use Synchronous Reset : Auto
Pack IO Registers into IOBs : Auto Use Synchronous Set Equivalent register Removal : YES ---- General Options : Speed Optimization Goal Optimization Effort : 1 Power Reduction : NO Keep Hierarchy : No Netlist Hierarchy : As Optimized RTL Output : Yes Global Optimization : AllClockNets : YES Read Cores Write Timing Constraints
Cross Clock Analysis : NO : NO Hierarchy Separator : / Bus Delimiter : <> Case Specifier : 100
Slice Utilization Ratio : 100
: 100 : Maintain DSP48 Utilization Ratio : 100
Auto BRAM Packing : NO Slice Utilization Ratio Delta : 5 \_\_\_\_\_\_ \_\_\_\_\_\_ \* HDL Parsing \_\_\_\_\_\_ Analyzing Verilog file "C:/Users/Masth/Downloads/SSM Seven Segment Module (2).v" into library work Parsing module <SSM Seven Segment Module>. Analyzing Verilog file "C:/Users/Masth/Downloads/Digital Clock 12 hrs format (3).v" into library work Parsing module <Digital Clock 12 hrFomrat>. \_\_\_\_\_\_ HDL Elaboration \_\_\_\_\_\_ Elaborating module <Digital Clock 12 hrFomrat>. Elaborating module <SSM Seven Segment Module>.

WARNING:HDLCompiler:413 - "C:/Users/Masth/Downloads/SSM\_Seven\_Segment\_Module (2).v" Line

```
WARNING: HDLCompiler: 413 - "C:/Users/Masth/Downloads/SSM Seven Segment Module (2).v" Line
59: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING: HDLCompiler: 295 - "C:/Users/Masth/Downloads/SSM Seven Segment Module (2).v" Line
104: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/Masth/Downloads/SSM Seven Segment Module (2).v" Line
109: case condition never applies
WARNING: HDLCompiler: 413 - "C:/Users/Masth/Downloads/Digital Clock 12 hrs format (3).v"
Line 77: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING: HDLCompiler: 413 - "C:/Users/Masth/Downloads/Digital Clock 12 hrs format (3).v"
Line 96: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING: HDLCompiler: 413 - "C:/Users/Masth/Downloads/Digital Clock 12 hrs format (3).v"
Line 100: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING: HDLCompiler: 413 - "C:/Users/Masth/Downloads/Digital Clock 12 hrs format (3).v"
Line 102: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING: HDLCompiler: 413 - "C:/Users/Masth/Downloads/Digital Clock 12 hrs format (3).v"
Line 118: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:/Users/Masth/Downloads/Digital Clock 12 hrs format (3).v"
Line 123: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:/Users/Masth/Downloads/Digital Clock 12 hrs format (3).v"
Line 146: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING: HDLCompiler: 413 - "C:/Users/Masth/Downloads/Digital Clock 12 hrs format (3).v"
Line 150: Result of 7-bit expression is truncated to fit in 6-bit target.
<u>WARNING</u>: HDLCompiler: 413 - "C:/Users/Masth/Downloads/Digital_Clock_12_hrs_format (3).v"
Line 160: Result of 6-bit expression is truncated to fit in 4-bit target.
WARNING: HDLCompiler: 413 - "C:/Users/Masth/Downloads/Digital Clock 12 hrs format (3).v"
Line 162: Result of 6-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:/Users/Masth/Downloads/Digital Clock 12 hrs format (3).v"
Line 164: Result of 6-bit expression is truncated to fit in 4-bit target.
WARNING: HDLCompiler: 413 - "C:/Users/Masth/Downloads/Digital Clock 12 hrs format (3).v"
Line 172: Result of 6-bit expression is truncated to fit in 4-bit target.
WARNING: HDLCompiler: 413 - "C:/Users/Masth/Downloads/Digital Clock 12 hrs format (3).v"
Line 174: Result of 6-bit expression is truncated to fit in 4-bit target.
WARNING: HDLCompiler: 413 - "C:/Users/Masth/Downloads/Digital Clock 12 hrs format (3).v"
Line 183: Result of 6-bit expression is truncated to fit in 4-bit target.
WARNING: HDLCompiler: 413 - "C:/Users/Masth/Downloads/Digital Clock 12 hrs format (3).v"
Line 194: Result of 6-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:/Users/Masth/Downloads/Digital Clock 12 hrs format (3).v"
Line 200: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING: HDLCompiler: 413 - "C:/Users/Masth/Downloads/Digital Clock 12 hrs format (3).v"
Line 201: Result of 6-bit expression is truncated to fit in 4-bit target.
______
                          HDL Synthesis
______
Synthesizing Unit <Digital Clock 12 hrFomrat>.
    Related source file is "C:/Users/Masth/Downloads/Digital Clock 12 hrs format (3).v".
       max count = 625000
        display time = 1'b0
        set time = 1'b1
    Found 1-bit register for signal <current mode>.
    Found 32-bit register for signal <counter>.
    Found 6-bit register for signal <hrs>.
    Found 1-bit register for signal <toggle>.
    Found 6-bit register for signal <min>.
    Found 6-bit register for signal <sec>.
    Found 4-bit register for signal <min ones>.
    Found 4-bit register for signal <min tens>.
    Found 4-bit register for signal <sec ones>.
    Found 4-bit register for signal <sec tens>.
```

56: Result of 20-bit expression is truncated to fit in 19-bit target.

```
Found 4-bit register for signal <hrs ones>.
    Found 4-bit register for signal <hrs tens>.
    Found 1-bit register for signal <AMPM indicator led>.
    Found 1-bit register for signal <clock mode indicator led>.
   Found 6-bit adder for signal <sec[5] GND 1 o add 5 OUT> created at line 77.
   Found 32-bit adder for signal <counter[31] GND 1 o add 9 OUT> created at line 90.
   Found 6-bit adder for signal <min[5] GND 1 o add 10 OUT> created at line 96.
   Found 6-bit adder for signal <hrs[5] GND 1 o add 25 OUT> created at line 118.
   Found 6-bit subtractor for signal <GND 1 o GND 1 o sub_14_OUT<5:0>> created at line 100.
    Found 6-bit subtractor for signal <GND 1 o GND 1 o sub 29 OUT<5:0>> created at line 123.
   Found 32-bit comparator greater for signal <counter[31] GND 1 o LessThan 4 o> created
at line 73
    Found 32-bit comparator greater for signal <counter[31] GND 1 o LessThan 9 o> created
at line 88
    Found 6-bit comparator greater for signal <GND 1 o hrs[5] LessThan 28 o> created at
line 121
   Found 6-bit comparator greater for signal <n0051> created at line 144
    Found 6-bit comparator greater for signal <n0055> created at line 148
    Found 6-bit comparator greater for signal <n0059> created at line 152
    Found 6-bit comparator greater for signal <GND 1 o hrs[5] LessThan 60 o> created at
line 165
   Found 6-bit comparator greater for signal <hrs[5] GND 1 o LessThan 65 o> created at
line 175
    Found 6-bit comparator greater for signal <hrs[5] GND 1 o LessThan 75 o> created at
line 192
   Summary:
        inferred 6 Adder/Subtractor(s).
        inferred 78 D-type flip-flop(s).
        inferred 9 Comparator(s).
        inferred 13 Multiplexer(s).
Unit <Digital Clock 12 hrFomrat> synthesized.
Synthesizing Unit <SSM Seven Segment Module>.
    Related source file is "C:/Users/Masth/Downloads/SSM Seven Segment Module (2).v".
       max count = 500000
WARNING: Xst: 647 - Input <hrs ones> is never used. This port will be preserved and left
unconnected if it belongs to a top-level block or it belongs to a sub-block and the
hierarchy of this sub-block is preserved.
WARNING: Xst: 647 - Input <hrs tens> is never used. This port will be preserved and left
unconnected if it belongs to a top-level block or it belongs to a sub-block and the
hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <digit display>.
    Found 28-bit register for signal <n0092>.
   Found 6-bit register for signal <an>.
   Found 7-bit register for signal <seg>.
   Found 19-bit register for signal <counter>.
   Found 19-bit adder for signal <counter[18] GND 2 o add 8 OUT> created at line 56.
    Found 2-bit adder for signal <digit display[1] GND 2 o add 9 OUT> created at line 59.
    Found 4x6-bit Read Only RAM for signal <digit display[1] PWR 2 o wide mux 94 OUT>
    Found 28-bit 16-to-1 multiplexer for signal
<digit display[1] display[3][6] wide mux 93 OUT> created at line 63.
    Found 7-bit 4-to-1 multiplexer for signal
<digit display[1] display[3][6] wide mux 95 OUT> created at line 83.
    Found 1-bit 4-to-1 multiplexer for signal
<digit display[1] four bit[3][3] wide mux 12 OUT<3>> created at line 63.
    Found 1-bit 4-to-1 multiplexer for signal
<digit display[1] four bit[3][3] wide mux 12 OUT<2>> created at line 63.
    Found 1-bit 4-to-1 multiplexer for signal
<digit display[1] four bit[3][3] wide mux 12 OUT<1>> created at line 63.
    Found 1-bit 4-to-1 multiplexer for signal
<digit display[1] four bit[3][3] wide mux 12 OUT<0>> created at line 63.
```

```
Found 19-bit comparator greater for signal <counter[18] PWR 2 o LessThan 8 o> created
at line 55
    Summary:
        inferred 1 RAM(s).
        inferred 2 Adder/Subtractor(s).
        inferred 62 D-type flip-flop(s).
        inferred 1 Comparator(s).
        inferred 70 Multiplexer(s).
Unit <SSM Seven Segment Module> synthesized.
Synthesizing Unit <mod 6u 4u>.
    Related source file is "".
    Found 10-bit adder for signal <n0165> created at line 0.
    Found 10-bit adder for signal <GND 3 o b[3] add 1 OUT> created at line 0.
    Found 9-bit adder for signal <n0169> created at line 0.
    Found 9-bit adder for signal <GND 3 o b[3] add 3 OUT> created at line 0.
    Found 8-bit adder for signal <n0173> created at line 0.
   Found 8-bit adder for signal <GND 3 o b[3] add 5 OUT> created at line 0.
   Found 7-bit adder for signal <n0177> created at line 0.
   Found 7-bit adder for signal <GND 3 o b[3] add 7 OUT> created at line 0.
   Found 6-bit adder for signal <n0181> created at line 0.
   Found 6-bit adder for signal \langle a[5] b[3] \rangle add 9 OUT> created at line 0.
   Found 6-bit adder for signal <n0185> created at line 0.
   Found 6-bit adder for signal <a[5] GND 3 o add 11 OUT> created at line 0.
   Found 6-bit adder for signal <n0189> created at line 0.
   Found 6-bit adder for signal <a[5] GND 3 o add 13 OUT> created at line 0.
   Found 10-bit comparator lessequal for signal <BUS 0001> created at line 0
   Found 9-bit comparator lessequal for signal <BUS 0002> created at line 0
   Found 8-bit comparator lessequal for signal <BUS 0003> created at line 0
   Found 7-bit comparator lessequal for signal <BUS 0004> created at line 0
   Found 6-bit comparator lessequal for signal <BUS 0005> created at line 0
   Found 6-bit comparator lessequal for signal <BUS 0006> created at line 0
    Found 6-bit comparator lessequal for signal <BUS 0007> created at line 0
    Summary:
        inferred 14 Adder/Subtractor(s).
        inferred 7 Comparator(s).
        inferred 37 Multiplexer(s).
Unit <mod 6u 4u> synthesized.
Synthesizing Unit <div 6u 4u>.
    Related source file is "".
    Found 10-bit adder for signal <n0165> created at line 0.
    Found 10-bit adder for signal \langle GND_4_o_b[3]_add_1_OUT \rangle created at line 0.
    Found 9-bit adder for signal <n0169> created at line 0.
    Found 9-bit adder for signal <GND 4 o b[3] add 3 OUT> created at line 0.
    Found 8-bit adder for signal <n0173> created at line 0.
   Found 8-bit adder for signal <GND 4 o b[3] add 5 OUT> created at line 0.
   Found 7-bit adder for signal <n0177> created at line 0.
   Found 7-bit adder for signal <GND 4 o b[3] add 7 OUT> created at line 0.
   Found 6-bit adder for signal <n0181> created at line 0.
   Found 6-bit adder for signal <a[5] b[3] add 9 OUT[5:0]> created at line 0.
   Found 6-bit adder for signal <n0185> created at line 0.
    Found 6-bit adder for signal <a[5] GND 4 o add 11 OUT[5:0] > created at line 0.
    Found 10-bit comparator lessequal for signal <BUS 0001> created at line 0
    Found 9-bit comparator lessequal for signal <BUS 0002> created at line 0
    Found 8-bit comparator lessequal for signal <BUS 0003> created at line 0
    Found 7-bit comparator lessequal for signal <BUS 0004> created at line 0
   Found 6-bit comparator lessequal for signal <BUS 0005> created at line 0
    Found 6-bit comparator lessequal for signal <BUS 0006> created at line 0
    Found 6-bit comparator lessequal for signal <BUS 0007> created at line 0
    Summary:
```

```
inferred 12 Adder/Subtractor(s).
        inferred 7 Comparator(s).
        inferred 21 Multiplexer(s).
Unit <div 6u 4u> synthesized.
Synthesizing Unit <mod 6u 5u>.
    Related source file is "".
    Found 11-bit adder for signal <GND 6 o b[4] add 1 OUT> created at line 0.
    Found 10-bit adder for signal <GND 6 o b[4] add 3 OUT> created at line 0.
    Found 9-bit adder for signal \leqGND 6 o b[4] add 5 OUT> created at line 0.
    Found 8-bit adder for signal \leqGND 6 o b[4] add 7 OUT> created at line 0.
    Found 7-bit adder for signal \leqGND 6 o b[4] add 9 OUT> created at line 0.
    Found 6-bit adder for signal <a[5]_b[4]_add_11_OUT> created at line 0.
   Found 6-bit adder for signal <a[5] GND 6 o add 13 OUT> created at line 0.
   Found 11-bit comparator lessequal for signal <BUS 0001> created at line 0
   Found 10-bit comparator lessequal for signal <BUS 0002> created at line 0
   Found 9-bit comparator lessequal for signal <BUS 0003> created at line 0
   Found 8-bit comparator lessequal for signal <BUS 0004> created at line 0
   Found 7-bit comparator lessequal for signal <BUS 0005> created at line 0
    Found 6-bit comparator lessequal for signal <BUS 0006> created at line 0
    Found 6-bit comparator lessequal for signal <BUS 0007> created at line 0
    Summary:
       inferred 7 Adder/Subtractor(s).
        inferred 7 Comparator(s).
       inferred 37 Multiplexer(s).
Unit <mod 6u 5u> synthesized.
Synthesizing Unit <div 6u 5u>.
    Related source file is "".
    Found 11-bit adder for signal <GND 5 o b[4] add 1 OUT> created at line 0.
    Found 10-bit adder for signal <GND 5 o b[4]_add_3_OUT> created at line 0.
    Found 9-bit adder for signal \leq GND = 5 o b[4] add 5 OUT> created at line 0.
    Found 8-bit adder for signal \leqGND 5 o b[4] add 7 OUT> created at line 0.
   Found 7-bit adder for signal \leqGND 5 o b[4] add 9 OUT> created at line 0.
   Found 6-bit adder for signal <a[5] b[4] add 11 OUT[5:0]> created at line 0.
   Found 11-bit comparator lessequal for signal <BUS 0001> created at line 0
   Found 10-bit comparator lessequal for signal <BUS 0002> created at line 0
   Found 9-bit comparator lessequal for signal <BUS 0003> created at line 0
   Found 8-bit comparator lessequal for signal <BUS 0004> created at line 0
   Found 7-bit comparator lessequal for signal <BUS 0005> created at line 0
   Found 6-bit comparator lessequal for signal <BUS 0006> created at line 0
    Found 6-bit comparator lessequal for signal <BUS 0007> created at line 0
   Summary:
       inferred 6 Adder/Subtractor(s).
       inferred 7 Comparator(s).
        inferred 26 Multiplexer(s).
Unit <div 6u 5u> synthesized.
______
HDL Synthesis Report
Macro Statistics
# RAMs
                                                      : 1
4x6-bit single-port Read Only RAM
                                                      : 1
# Adders/Subtractors
                                                      : 113
10-bit adder
                                                      : 16
11-bit adder
19-bit adder
                                                      : 1
2-bit adder
                                                      : 1
32-bit adder
                                                      : 1
6-bit adder
                                                      : 42
```

```
: 2
6-bit subtractor
7-bit adder
                                                        : 16
8-bit adder
                                                        : 16
9-bit adder
                                                        : 16
                                                        : 19
# Registers
1-bit register
19-bit register
                                                        : 1
2-bit register
                                                        : 1
28-bit register
                                                        : 1
32-bit register
                                                        : 1
4-bit register
                                                        : 6
6-bit register
                                                        : 4
7-bit register
# Comparators
                                                        : 73
10-bit comparator lessequal
                                                        : 9
                                                        : 2
11-bit comparator lessequal
19-bit comparator greater
                                                        : 1
32-bit comparator greater
                                                        : 2
6-bit comparator greater
                                                        : 25
6-bit comparator lessequal
7-bit comparator lessequal
8-bit comparator lessequal
                                                        : 9
9-bit comparator lessequal
                                                        . 9
# Multiplexers
                                                        : 357
1-bit 2-to-1 multiplexer
                                                        : 258
1-bit 4-to-1 multiplexer
                                                        : 4
28-bit 16-to-1 multiplexer
                                                        : 1
4-bit 2-to-1 multiplexer
5-bit 2-to-1 multiplexer
                                                        : 1
6-bit 2-to-1 multiplexer
                                                        : 19
7-bit 2-to-1 multiplexer
                                                        : 64
7-bit 4-to-1 multiplexer
                                                        : 1
```

\_\_\_\_\_\_

```
* Advanced HDL Synthesis *
```

WARNING:Xst:1290 - Hierarchical block <hrs[5]\_PWR\_1\_o\_mod\_66> is unconnected in block <Digital Clock 12 hrFomrat>.

It will be removed from the design.

WARNING:Xst:1290 - Hierarchical block <hrs[5]\_PWR\_1\_o\_div\_67> is unconnected in block <Digital Clock 12 hrFomrat>.

It will be removed from the design.

<u>WARNING</u>:Xst:1290 - Hierarchical block <hrs[5]\_PWR\_1\_o\_mod\_75> is unconnected in block <Digital Clock 12 hrFomrat>.

It will be removed from the design.

WARNING:Xst:1290 - Hierarchical block <hrs[5]\_PWR\_1\_o\_mod\_77> is unconnected in block <Digital Clock 12 hrFomrat>.

It will be removed from the design.

WARNING:Xst:1290 - Hierarchical block <hrs[5]\_PWR\_1\_o\_div\_78> is unconnected in block <Digital\_Clock\_12\_hrFomrat>.

It will be removed from the design.

Synthesizing (advanced) Unit <Digital Clock 12 hrFomrat>.

The following registers are absorbed into counter <counter>: 1 register on signal <counter>. The following registers are absorbed into counter <sec>: 1 register on signal <sec>. Unit <Digital Clock 12 hrFomrat> synthesized (advanced).

Synthesizing (advanced) Unit <SSM Seven Segment Module>.

The following registers are absorbed into counter <counter>: 1 register on signal <counter>. The following registers are absorbed into counter <digit\_display>: 1 register on signal <digit\_display>.

INFO:Xst:3231 - The small RAM <Mram\_digit\_display[1]\_PWR\_2\_o\_wide\_mux\_94\_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram style.

Unit <SSM Seven Segment Module> synthesized (advanced).

\_\_\_\_\_\_

Advanced HDL Synthesis Report

```
Macro Statistics
# RAMs
                                                       : 1
4x6-bit single-port distributed Read Only RAM
# Adders/Subtractors
4-bit adder carry in
5-bit adder
                                                        : 1
6-bit adder
6-bit adder carry in
                                                       : 42
 6-bit subtractor
                                                        . 2
# Counters
19-bit up counter
2-bit up counter
32-bit up counter
                                                       : 1
6-bit up counter
                                                        : 81
# Registers
Flip-Flops
                                                        : 81
                                                        : 73
# Comparators
10-bit comparator lessequal
11-bit comparator lessequal
 19-bit comparator greater
                                                       : 1
 32-bit comparator greater
 6-bit comparator greater
 6-bit comparator lessequal
                                                       : 25
 7-bit comparator lessequal
                                                       . 9
 8-bit comparator lessequal
                                                        . 9
 9-bit comparator lessequal
# Multiplexers
                                                       : 357
 1-bit 2-to-1 multiplexer
                                                       : 258
 1-bit 4-to-1 multiplexer
 28-bit 16-to-1 multiplexer
                                                       : 1
 4-bit 2-to-1 multiplexer
                                                       . 9
 5-bit 2-to-1 multiplexer
                                                        • 1
 6-bit 2-to-1 multiplexer
                                                       : 19
 7-bit 2-to-1 multiplexer
                                                       : 64
```

\_\_\_\_\_\_

\_\_\_\_\_\_

\*

7-bit 4-to-1 multiplexer

: 1

\_\_\_\_\_\_

<u>WARNING</u>:Xst:1710 - FF/Latch <an\_4> (without init value) has a constant value of 1 in block <SSM\_Seven\_Segment\_Module>. This FF/Latch will be trimmed during the optimization process. <u>WARNING</u>:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <an\_5> (without init value) has a constant value of 1 in block <SSM Seven Segment Module>. This FF/Latch will be

trimmed during the optimization process.

WARNING:Xst:1710 - FF/Latch <sec\_tens\_3> (without init value) has a constant value of 0 in block <Digital Clock 12 hrFomrat>. This FF/Latch will be trimmed during the optimization

<u>WARNING</u>:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <min\_tens\_3> (without init value) has a constant value of 0 in block <Digital\_Clock\_12\_hrFomrat>. This FF/Latch will be trimmed during the optimization process.

<u>WARNING</u>:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hrs\_tens\_3> has a constant value of 0 in block <Digital\_Clock\_12\_hrFomrat>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <Digital Clock 12 hrFomrat> ...

Optimizing unit <SSM Seven Segment Module> ...

WARNING:Xst:2677 - Node <hrs\_tens\_0> of sequential type is unconnected in block <Digital Clock 12 hrFomrat>.

WARNING:Xst:2677 - Node <hrs\_tens\_1> of sequential type is unconnected in block <Digital Clock 12 hrFomrat>.

WARNING:Xst:2677 - Node <hrs\_tens\_2> of sequential type is unconnected in block <Digital Clock 12 hrFomrat>.

WARNING:Xst:2677 - Node <hrs\_ones\_0> of sequential type is unconnected in block <Digital Clock 12 hrFomrat>.

WARNING:Xst:2677 - Node <hrs\_ones\_1> of sequential type is unconnected in block <Digital Clock 12 hrFomrat>.

WARNING:Xst:2677 - Node <hrs\_ones\_2> of sequential type is unconnected in block <Digital Clock 12 hrFomrat>.

WARNING:Xst:2677 - Node <hrs\_ones\_3> of sequential type is unconnected in block <Digital Clock 12 hrFomrat>.

<u>WARNING</u>:Xst:1710 - FF/Latch <hrs\_5> (without init value) has a constant value of 0 in block <Digital\_Clock\_12\_hrFomrat>. This FF/Latch will be trimmed during the optimization process.

<u>WARNING</u>:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter\_20> has a constant value of 0 in block <Digital\_Clock\_12\_hrFomrat>. This FF/Latch will be trimmed during the optimization process.

<u>WARNING</u>:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter\_21> has a constant value of 0 in block <Digital\_Clock\_12\_hrFomrat>. This FF/Latch will be trimmed during the optimization process.

 $\underline{\text{WARNING}}$ :Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter\_22> has a constant value of 0 in block <Digital\_Clock\_12\_hrFomrat>. This FF/Latch will be trimmed during the optimization process.

<u>WARNING</u>:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter\_23> has a constant value of 0 in block <Digital\_Clock\_12\_hrFomrat>. This FF/Latch will be trimmed during the optimization process.

<u>WARNING</u>:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter\_24> has a constant value of 0 in block <Digital\_Clock\_12\_hrFomrat>. This FF/Latch will be trimmed during the optimization process.

<u>WARNING</u>:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter\_25> has a constant value of 0 in block <Digital\_Clock\_12\_hrFomrat>. This FF/Latch will be trimmed during the optimization process.

<u>WARNING</u>:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter\_26> has a constant value of 0 in block <Digital\_Clock\_12\_hrFomrat>. This FF/Latch will be trimmed during the optimization process.

<u>WARNING</u>:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter\_27> has a constant value of 0 in block <Digital\_Clock\_12\_hrFomrat>. This FF/Latch will be trimmed during the optimization process.

WARNING: Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter 28> has a constant

value of 0 in block <Digital\_Clock\_12\_hrFomrat>. This FF/Latch will be trimmed during the optimization process.

<u>WARNING</u>:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter\_29> has a constant value of 0 in block <Digital\_Clock\_12\_hrFomrat>. This FF/Latch will be trimmed during the optimization process.

<u>WARNING</u>:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter\_30> has a constant value of 0 in block <Digital\_Clock\_12\_hrFomrat>. This FF/Latch will be trimmed during the optimization process.

<u>WARNING</u>:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter\_31> has a constant value of 0 in block <Digital\_Clock\_12\_hrFomrat>. This FF/Latch will be trimmed during the optimization process.

INFO:Xst:2261 - The FF/Latch <SSM/display\_0\_10> in Unit <Digital\_Clock\_12\_hrFomrat> is equivalent to the following FF/Latch, which will be removed: <SSM/display\_0\_7> INFO:Xst:2261 - The FF/Latch <SSM/display\_0\_24> in Unit <Digital\_Clock\_12\_hrFomrat> is equivalent to the following FF/Latch, which will be removed: <SSM/display\_0\_21> INFO:Xst:3203 - The FF/Latch <current\_mode> in Unit <Digital\_Clock\_12\_hrFomrat> is the opposite to the following FF/Latch, which will be removed: <clock mode>

Mapping all equations...

Building and optimizing final netlist ...

Found area constraint ratio of 100 (+ 5) on block  $Digital\_Clock\_12\_hrFomrat$ , actual ratio is 0.

Final Macro Processing ...

\_\_\_\_\_

Final Register Report

Macro Statistics

# Registers : 112
Flip-Flops : 112

\_\_\_\_\_\_

\_\_\_\_\_\_

\* Partition Report \*

Partition Implementation Status

No Partitions were found in this design.

-----

\* Design Summary \*

Top Level Output File Name : Digital Clock 12 hrFomrat.ngc

Primitive and Black Box Usage:

\_\_\_\_\_

# BELS : 468 # GND : 1 INV : 5 LUT1 : 37 LUT2 : 18 LUT3 : 32 LUT4 : 48 LUT5 : 99

| # | LUT6              | : | 56  |
|---|-------------------|---|-----|
| # | MUXCY             | : | 52  |
| # | MUXF7             | : | 54  |
| # | MUXF8             | : | 26  |
| # | VCC               | : | 1   |
| # | XORCY             | : | 39  |
| # | FlipFlops/Latches | : | 112 |
| # | FD                | : | 76  |
| # | FDE               | : | 2   |
| # | FDR               | : | 24  |
| # | FDRE              | : | 10  |
| # | Clock Buffers     | : | 1   |
| # | BUFGP             | : | 1   |
| # | IO Buffers        | : | 20  |
| # | IBUF              | : | 5   |
| # | OBUF              | : | 15  |
|   |                   |   |     |

## Device utilization summary:

Selected Device : 7a100tfgg484-3

Slice Logic Utilization:

| Number of Slice Registers:          | 112 | out of | 126800 | 0%  |
|-------------------------------------|-----|--------|--------|-----|
| Number of Slice LUTs:               | 295 | out of | 63400  | 0%  |
| Number used as Logic:               | 295 | out of | 63400  | 0%  |
| Slice Logic Distribution:           |     |        |        |     |
| Number of LUT Flip Flop pairs used: | 323 |        |        |     |
| Number with an unused Flip Flop:    | 211 | out of | 323    | 65% |
| Number with an unused LUT:          | 28  | out of | 323    | 8%  |
| Number of fully used LUT-FF pairs:  | 84  | out of | 323    | 26% |
| Number of unique control sets:      | 9   |        |        |     |
| IO Utilization:                     |     |        |        |     |
| Number of IOs:                      | 21  |        |        |     |
| Number of bonded IOBs:              | 21  | out of | 285    | 7%  |
| Specific Feature Utilization:       |     |        |        |     |
| Number of BUFG/BUFGCTRLs:           | 1   | out of | 32     | 3%  |

Partition Resource Summary:

No Partitions were found in this design.

\_\_\_\_\_

\_\_\_\_\_

Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.

FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT

GENERATED AFTER PLACE-and-ROUTE.

Clock Information:

-----

-----+

```
| Clock buffer(FF name) | Load |
Clock Signal
______
                            | BUFGP
clk
                                                | 112 |
Asynchronous Control Signals Information:
_____
No asynchronous control signals found in this design
Timing Summary:
_____
Speed Grade: -3
  Minimum period: 2.706ns (Maximum Frequency: 369.563MHz)
  Minimum input arrival time before clock: 2.160ns
  Maximum output required time after clock: 1.142ns
  Maximum combinational path delay: No path found
Timing Details:
_____
All values displayed in nanoseconds (ns)
______
Timing constraint: Default period analysis for Clock 'clk'
 Clock period: 2.706ns (frequency: 369.563MHz)
 Total number of paths / destination ports: 4824 / 158
______
 2.706ns (Levels of Logic = 4)
Source: min_0 (FF)
Destination: min_3 (FF)
Source Clock: clk rising
Delay:
 Destination Clock: clk rising
 Data Path: min 0 to min 3
                         Gate
                                Net
   Cell:in->out fanout Delay Delay Logical Name (Net Name)
   _____
              12 0.361 0.744 min 0 (min 0)
    FDRE:C->Q
   LUT6:I0->O 19 0.097 0.379 _n0203<5>1 (_n0203)
LUT6:I5->O 4 0.097 0.293 Mmux_current_mode_min[5]_mux_45_OUT211
(Mmux_current_mode_min[5] mux 45 OUT21)
   MUXF7:S->0 1 0.335 0.295 current_mode_min[5]_mux_45_OUT<3>21_SW5 (N113)
LUT6:I5->0 1 0.097 0.000 current_mode_min[5]_mux_45_OUT<3>1
(current mode min[5] mux 45 OUT<3>1)
                    0.008
                                     min 3
   ______
   Total
                         2.706ns (0.995ns logic, 1.711ns route)
                               (36.8% logic, 63.2% route)
______
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
 Total number of paths / destination ports: 70 / 27
______
Offset:
                2.160ns (Levels of Logic = 5)
 Source: down (PAD)
Destination: min_5 (FF)
 Destination Clock: clk rising
 Data Path: down to min 5
                         Gate Net
   Cell:in->out fanout Delay Delay Logical Name (Net Name)
```

```
27 0.001 0.789 down_IBUF (down_IBUF)
   LUT5:I0->0
                  1 0.097 0.379 Mmux current mode min[5] mux 45 OUT211 SW0
                  2 0.097 0.299 current_mode_min[5]_mux_45_OUT<4>11
   LUT6:I4->0
(current_mode_min[5]_mux_45_OUT<4>11)
   (current mode min[5] mux 45 OUT<5>1)
                    0.008
   FDRE:D
                               min 5
  Total
                     2.160ns (0.397ns logic, 1.763ns route)
                           (18.4% logic, 81.6% route)
______
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
 Total number of paths / destination ports: 13 / 13
______
Offset:
              1.142ns (Levels of Logic = 2)
             current mode (FF)
 Destination: clock_mode_indicator_led (PAD)
Source Clock: clk rising
 Data Path: current mode to clock mode indicator led
                     Gate
                           Net
  Cell:in->out fanout Delay Delay Logical Name (Net Name)
  _____
   FDR:C->Q 46 0.361 0.388 current_mode (current_mode)
INV:I->O 1 0.113 0.279 current_mode_inv1_INV_0
(clock mode indicator led OBUF)
                   0.000 clock mode indicator led OBUF
   OBUF:I->O
(clock mode indicator led)
  -----
                     1.142ns (0.474ns logic, 0.668ns route)
  Total
                           (41.5% logic, 58.5% route)
______
Cross Clock Domains Report:
_____
Clock to Setup on destination clock clk
-----
         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock | Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----
             2.705|
                        - 1
  -----
Total REAL time to Xst completion: 16.00 secs
Total CPU time to Xst completion: 15.94 secs
-->
Total memory usage is 4617976 kilobytes
```

Number of errors : 0 ( 0 filtered) Number of warnings : 53 ( 0 filtered)

Number of infos : 4 ( 0 filtered)