```
Xilinx XPower
Analyzer
 | Release
                    | 14.7 - P.20131013
(nt64)
                    | C:\Xilinx\14.7\ISE DS\ISE\bin\nt64\unwrapped\xpwr.exe -intstyle
| Command Line
ise -ol std Digital Clock 12 hrFomrat.ncd Digital Clock 12 hrFomrat.pcf -o
Digital Clock 12 hrFomrat.pwr |
 Table of Contents |
| 1. Settings
| 1.1. Project
| 1.2. Device
| 1.3. Environment
| 1.4. Default Activity Rates |
| 2. Summary
| 2.1. On-Chip Power Summary |
| 2.2. Thermal Summary
| 2.3. Power Supply Summary |
| 2.4. Confidence Level
| 3. Detailed Reports
| 3.1. By Hierarchy
| 4. Warnings
1. Settings
1.1. Project
                     Project
| Physical Constraints File | Digital Clock 12 hrFomrat.pcf |
| Simulation Activity File | NA
| Design Nets Matched | NA
| Simulation Nets Matched | NA
1.2. Device
                Device
| Speed Grade | -3
```

## 1.3. Environment

Envi	ronm	ment	
Ambient Temp (C)   Use custom TJA?   Custom TJA (C/W)   Airflow (LFM)   Heat Sink   Custom TSA (C/W)   Board Selection   # of Board Layers   Custom TJB (C/W)		25.0   No   NA   250   Medium Profile   NA   Medium (10"x10")   12 to 15   NA	
Board Temperature	(C)	NA	

\_\_\_\_\_\_

## 1.4. Default Activity Rates

I	Default Activity	Rates	I
	FF Toggle Rate (%) I/O Toggle Rate (%)	12.5	   
İ	Output Load (pF)	5.0	i
	I/O Enable Rate (%) BRAM Write Rate (%)	100.0	
	BRAM Enable Rate (%) DSP Toggle Rate (%)	50.0   12.5	

## 2. Summary

2.1. On-Chip Power Summary

On-Chip Power Summary					1	
On-Chip	Po	wer (mW)	Used	Available	Utilization	(응)
Clocks		0.00	1			
Logic		0.00	248	63400	1	0
Signals		0.00	239			
IOs		0.00	21	285	1	7
Static Power		82.05	1		1	
Total		82.05	1		1	

## 2.2. Thermal Summary

Thermal Summary	7		
Effective TJA (C/W)	1	2.8	
Max Ambient (C)		84.8	
Junction Temp (C)		25.2	

# 2.3. Power Supply Summary

Power	Supply	Summary		
	   Total	Dynamic	   Static Power	

```
| 82.05 | 0.00 | 82.05
| Supply Power (mW)
                                   Power Supply
                                     1
Currents
    Supply Source
                  | Supply Voltage | Total Current (mA) | Dynamic Current (mA) |
Quiescent Current (mA) |
                           1.000 |
                                            16.64 |
                                                               0.00
              16.64 |
                                    13.14 |
| Vccaux
                            1.800 I
                                                               0.00
              13.14 |
| Vcco18
                            1.800 |
                                             4.00
                                                               0.00
               4.00 |
                            1.000 |
| Vccbram
                0.35 |
                                                                0.00
               0.35 |
               1
                            1.710 |
                                      20.00 |
                                                               0.00
l Vecade
               20.00
2.4. Confidence Level
______
Confidence
Level
 User Input Data | Confidence |
Details
| Design implementation state | High | Design is completely
routed
| Clock nodes activity | High | User specified more than 95% of
clocks
| I/O nodes activity | High | User specified more than 95% of
inputs
| Internal nodes activity | Medium | User specified less than 25% of internal
nodes | Provide missing internal nodes activity with simulation results or by editing the
"By Resource Type" views |
                        | High | Device models are
| Device models
Production
```

Overall confidence level | Medium

#### 3. Details

3.1. By Hierarchy

\_\_\_\_\_ By Hierarchy | Power (mW) | Logic Power (mW) | Signal Power (mW) | | # LUTS | # CARRY4s FFs | 0.00 | 0.00 0.00 | 209 | 14 | | Digital\_Clock\_12\_hrFomrat | 0.00 | 0.00 | 112 | 125 / 209 | 0.0 0.00 54 58 | 76 | 5 | sec[5] DWD 1 0.00 | sec[5] PWR 1 o mod 62 | 0.00 | 0.00 0.00 | 4 | 0 0 0.00

\_\_\_\_\_\_

0.00

# 4. Warnings

0

WARNING: PowerEstimator: 270 - Power estimate is considered inaccurate. To see details, generate an advanced report with the "-v" switch.

WARNING: Power: 1337 - Clock frequency for clock net "clk BUFGP" is zero.

WARNING: Power: 1337 - Clock frequency for clock net "clk BUFGP/IBUFG" is zero.

WARNING: Power: 1369 - Clock frequency for one or more clocks was not found through

timing constraints (PCF file) or simulation data. Without knowing the clock frequency of all clocks, dynamic power information for those clock domains will default to zero which may under-estimate the power for this design. To avoid this warning, provide at least one of the following:

- 1. The proper timing constraints (PERIOD) for clocks (re-implement design and load the newly generated PCF file into XPower Analyzer)
- 2. A post PAR simulation-generated VCD or SAIF file indicating clock frequencies
- 3. The clock frequency for clocks in the "By Type -> Clocks" view in the XPower Analyzer GUI and then applying "Update Power Analysis"

Analysis completed: Sun Mar 21 18:14:41 2021

min[5]\_PWR\_1\_o mod 60 | 0.00

\_ 4 | 0