
Release 14.7 Trace (nt64)

Copyright (c) 1995-2013 Xilinx, Inc. All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Digital_Clock_12_hrFomrat.twx
Digital_Clock_12_hrFomrat.ncd -o Digital_Clock_12_hrFomrat.twr
Digital Clock 12 hrFomrat.pcf

Design file: Digital_Clock_12_hrFomrat.ncd Physical constraint file: Digital_Clock_12_hrFomrat.pcf

Device, package, speed: xc7a100t, fgg484, C, -3 (PRODUCTION 1.10 2013-10-13)

Report level: verbose report

Environment Variable Effect

NONE No environment variables were set

INFO: Timing: 2698 - No timing constraints found, doing default enumeration.

INFO: Timing: 3412 - To improve timing, see the Timing Closure User Guide (UG612).

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
 option. All paths that are not constrained will be reported in the
 unconstrained paths section(s) of the report.

INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model. For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.

Data Sheet report:

All values displayed in nanoseconds (ns)

Setup/Hold to clock clk

+ Clock Source Phase		x Setup to lk (edge)					 Internal Clock(s)	
+ center	+	0.694(R)	SLOW	-+	1.426(R)		-+ clk BUFGP	+
0.000 down	i I	1.073(R)	FAST	İ	1.761(R)		clk_BUFGP	·
0.000 left	I	0.047(R)	FAST		1.510(R)	SLOW	clk_BUFGP	I
0.000 right 0.000	I	0.065(R)	FAST		1.701(R)	SLOW	clk_BUFGP	I
up 0.000	I	0.509(R)	FAST		1.313(R)	SLOW	clk_BUFGP	I

Clock clk to Pad

----+

	-	Clock						
		_) to PAD	Corner		(edge) to PAD	Corner	
Internal Clock								
			+		-+-	+	+-	
+		•	0 650 (-)			0 044 (-)		
			8.679(R)	SLOW	ı	3.811(R)	FAST	
clk_BUFGP			E 0E0 (E)			2 252 (5)		
an<0> clk_BUFGP			7.970(R)	SLOW	ı	3.350(R)	F'AS'I'	
						0.06=4=1		
an<1>			7.799(R)	SLOW	- 1	3.267(R)	FAST	
clk_BUFGP						0.044		
an<2>			7.974(R)	SLOW	- 1	3.344(R)	FAST	
clk_BUFGP			= 000/-			0 0 0 0 0 1 - 1 1		
an<3>		1	7.806(R)	SLOW	- 1	3.278(R)	FAST	
clk_BUFGP								
clock_mode_indi	_		8.833(R)	SLOW	ı	3.908(R)	FAST	
clk_BUFGP								
seg<0>			9.120(R)	SLOW		4.031(R)	FAST	
seg<0> clk_BUFGP		0.000						
seg<1>			9.157(R)	SLOW	-	4.041(R)	FAST	
clk_BUFGP								
seg<2>			8.492(R)	SLOW		3.719(R)	FAST	
clk_BUFGP								
seg<3>		I	9.303(R)	SLOW		4.153(R)	FAST	
clk_BUFGP								
seg<4>			9.341(R)	SLOW		4.141(R)	FAST	
clk_BUFGP		0.000						
seg<5>			9.175(R)	SLOW		4.048(R)	FAST	
clk_BUFGP								
seg<6>			8.646(R)	SLOW		3.793(R)	FAST	
clk_BUFGP		0.000						
		+			- + -	+	+-	

-----+

Clock to Setup on destination clock clk

Analysis completed Sun Mar 21 18:07:14 2021

Trace Settings:

Trace Settings

Peak Memory Usage: 5003 MB