Digital_Clock_12_hrFomrat Project Status (03/21/2021 - 18:07:15)					
Project File:	FINAL.xise	Parser Errors:	No Errors		
Module Name:	Digital_Clock_12_hrFomrat	Implementation State:	Placed and Routed		
Target Device:	xc7a100t-3fgg484	• Errors:	No Errors		
Product Version:	ISE 14.7	• Warnings:	80 Warnings (76 new)		
Design Goal:	Balanced	• Routing Results:	All Signals Completely Routed		
Design Strategy:	Xilinx Default (unlocked)	• Timing Constraints:	All Constraints Met		
Environment:	System Settings	• Final Timing Score:	0 (Timing Report)		

Device Utilization Summary					
Slice Logic Utilization	Used	Available	Utilization	Note(s)	
Number of Slice Registers	112	126,800	1%		
Number used as Flip Flops	112				
Number used as Latches	0				
Number used as Latch-thrus	0				
Number used as AND/OR logics	0				
Number of Slice LUTs	248	63,400	1%		
Number used as logic	225	63,400	1%		
Number using O6 output only	162				
Number using O5 output only	35				
Number using O5 and O6	28				
Number used as ROM	0				
Number used as Memory	0	19,000	0%		
Number used exclusively as route-thrus	23				
Number with same-slice register load	0				
Number with same-slice carry load	2				
Number with other load	21				
Number of occupied Slices	90	15,850	1%		
Number of LUT Flip Flop pairs used	270				
Number with an unused Flip Flop	166	270	61%		
Number with an unused LUT	22	270	8%		
Number of fully used LUT-FF pairs	82	270	30%		
Number of unique control sets	9				
Number of slice register sites lost to control set restrictions	48	126,800	1%		
Number of bonded <u>IOBs</u>	21	285	7%		
Number of RAMB36E1/FIFO36E1s	0	135	0%		
Number of RAMB18E1/FIFO18E1s	0	270	0%		
Number of BUFG/BUFGCTRLs	1	32	3%		
Number used as BUFGs	1				
Number used as BUFGCTRLs	0				
Number of IDELAYE2/IDELAYE2_FINEDELAYs	0	300	0%		
Number of ILOGICE2/ILOGICE3/ISERDESE2s	0	300	0%		
Number of ODELAYE2/ODELAYE2_FINEDELAYs	0				
Number of OLOGICE2/OLOGICE3/OSERDESE2s	1	300	1%		
Number used as OLOGICE2s	1				
Number used as OLOGICE3s	0				
Number used as OSERDESE2s	0				

Number of PHASER_IN/PHASER_IN_PHYs	0	24	0%	
Number of PHASER_OUT/PHASER_OUT_PHYs	0	24	0%	
Number of BSCANs	0	4	0%	
Number of BUFHCEs	0	96	0%	
Number of BUFRs	0	24	0%	
Number of CAPTUREs	0	1	0%	
Number of DNA_PORTs	0	1	0%	
Number of DSP48E1s	0	240	0%	
Number of EFUSE_USRs	0	1	0%	
Number of FRAME_ECCs	0	1	0%	
Number of GTPE2_CHANNELs	0	4	0%	
Number of IBUFDS_GTE2s	0	4	0%	
Number of ICAPs	0	2	0%	
Number of IDELAYCTRLs	0	6	0%	
Number of IN_FIFOs	0	24	0%	
Number of MMCME2_ADVs	0	6	0%	
Number of OUT_FIFOs	0	24	0%	
Number of PCIE_2_1s	0	1	0%	
Number of PHASER_REFs	0	6	0%	
Number of PHY_CONTROLs	0	6	0%	
Number of PLLE2_ADVs	0	6	0%	
Number of STARTUPs	0	1	0%	
Number of XADCs	0	1	0%	
Average Fanout of Non-Clock Nets	4.59			

Performance Summary [-]						
Final Timing Score:	0 (Setup: 0, Hold: 0)	Pinout Data:	Pinout Report			
Routing Results:	All Signals Completely Routed	Clock Data:	Clock Report			
Timing Constraints:	All Constraints Met					

Detailed Reports					
Report Name	Status	Generated	Errors	Warnings	Infos
Synthesis Report	Current	Sun 21. Mar 18:05:36 2021	0	53 Warnings (53 new)	4 Infos (4 new)
Translation Report	Current	Sun 21. Mar 18:05:46 2021	0	0	0
Map Report	Current	Sun 21. Mar 18:06:36 2021	0	23 Warnings (23 new)	5 Infos (5 new)
Place and Route Report	Current	Sun 21. Mar 18:06:59 2021	0	0	3 Infos (3 new)
Power Report	Current	Sun 21. Mar 18:14:41 2021	0	4 Warnings (0 new)	1 Info (0 new)
Post-PAR Static Timing Report	Out of Date	Sun 21. Mar 18:07:14 2021	0	0	4 Infos (4 new)
Bitgen Report					

Secondary Reports			
Report Name	Status	Generated	

Date Generated: 03/21/2021 - 18:14:51