

10 days - Workshop (VLSI)

100MHz - 180MHz

→ Silicon Valid chip  
⇒ designing a processor.

ASIC - V

⇒ we are designing a processor.

⇒ GCC → C compiler in the (Application is written in the C language)  
link

01 Step = ① we will take a code and run in the GCC

Step-2 some code in the spec (C model)

if  $00 = 01$  → After meeting

Step-2 we will write a Soft Gpy of the hard wdr using RTL (Verilog)

02

have to check

$01 = 02$

Soc design

Processor

GLN (Synth Pi)

should be synthesize to gates

Peripherals / IP's / ASIC

memory (memory)

(Synth RTL)

Pre defined use the instance

Synthesis

analog IP's (analog)

ADC, PLL, clock multiply.

need not be synthesize, we will replace by memory

03

Step-4

Soc integration

check  $03 = 02$

Next step ⇒ APL (RTL2GDS)  
(only place box not on the whole chip)

GDSII

→ fab (chip out)

04

Reciprocally

(Like the  
(USB, ports)

We will write the

Code in C for this application

& generate output

$01 = 02 = 03 = 04$

0 → output

100MHz = 130MHz

Application

↳  
Adams board  
TV panel

4 - V19

1113 Subsets

28 pin


2 Special nty

491 nty total





Package QFN-48  
Quad flat no-lead

(not board) Arduino  
↓  
chip design



Pad → sends signals from inside to outside @ the same time  
chip to outside (package as world)  
outside to chip outside the chip



foundry IP's


foundry IP's

fab (where chip gets made)

Intellectual property (if need some intelligence to do build this blocks)

RISC-V (Instruction set Architecture (ISA))

Architecture to RTL → Layout (implementation)



Instruction set is called Abstract instruction set architecture  
Architecture of computer

act as the mediator.

Instruction set

↓  
hardware language

↓  
Synthesis to gate level

↓  
~~to~~ APP

Pdt ① → RISC V


Pdt ② → RTL & Synthesis of  
RISC-V based CPU core - picorv32

Pdt ③ → APP

Digital ASIC design

RTL IP's  
EDA tools

PDK data



RTL designs

↳ libdies.org  
↳ open core.org  
↳ github.com

EDA tools

Cadence  
OpenLane  
OpenROAD

→ open source

Google

Skywater

for 130nm Production PDK

PDK (Process design kit)

↳ the interface b/w the FAB & the designer  
↳ Collection of files used to model a fab process

Contents

↳ process design rules : DRC, LVS...  
↳ device model  
↳ Digital Standard Cell library  
↳ IO library...



is 130nm fast  
→ not completed to now  
→ very cheap  
→ G.I. share value

Yes (maybe)

eg of 130nm

intel: P4 EE @ 3.46GHz (Quon)

high cycle RV32i design (300-400 MHz)

(15,500-200,000)

area (million)

6 layers

sky 130nm (area 1.5 billion)  
micro aluminium  
aluminium

(abc) → ~~strategy~~ strategies  
→ targets

APR  
flow explained (overflows verify)  
flow flows  
synthesis to sign off

openLane → good for flow optimization  
(LEC)

Yosys (RTL to GLN) (Synthesis)

openSTA (STA) (OpenROAD)

fault (DFT)

OpenROAD (APR)

magic (Verification)

netgen (RC extraction)

openlane (like a container)

New Step (\*)

take ant. diodes  
insertion script

↓  
before to routing

↓  
after the detail routing

↓  
take ant diodes  
swapping script.

add a take antenna diode sent to every  
cell after placement

& len Antenna checker (magic)

→ if we are getting violation then add  
the real antenna diode.



Adk 5 → 1 Skywork 13mm  
skywider

(lib, def, tech def, def)

lib. def → timing

lib. tech → tool related information

Picov 32a → design

SR → RTL (V)  
→ SRC

Config. tel → Clock period  $\leq$  (clk)

Command → Getting all the Commands

day ① → done Synthesis, Count  
find the diff lat (0.1)

$$\text{diff} \Rightarrow = \frac{\text{ff} \div}{\text{total Cells}} \times 100$$

test ①

$$\text{No of Cells} = 14876$$

$$\text{df} = 1613$$

$$= \frac{1613}{14876} \times 100$$

$$= 10.81$$

Day 2

defining the die & Coe

→ ~~by~~ me defining width & height of Coe

→ Coe & die

$$\text{Utilization factor} = \frac{\text{Area occupied by die}}{\text{Total Area of Coe}}$$

$$100\% = 1 = \text{Utilization factor}$$

ideal utilization = 100%


practical utilization = 80-85%

good to start at 60-70%

Aspect ratio =  $b \times w$

$h$  = height  
 $w$  = width

1) Square  
2) Rectangle



② define location of placed cells. → Macro, I/O's  
partitioning → This is ~~not~~ revised  
them

→ macro guidelines (explained)

→ decoupling Capacitors

→ we have to surround the decoupling Capacitors around the macro.

→ floorplan

(of Configuration)

Machine file

→ we will have some results in this

→ Powerplan

→ we will place the main wire for the connection of the power & ground pins of all the cells.



→ need for characterization of libraries

Cell design flow

Input → process design kit (PDK):

from foundry → Dec & VLSI rules, Spice models  
library & user-defined specs

→ height, cell, supply voltage, m-layers  
pin locations etc.

Spice models contain

- ↳ I-V characteristic
- ↳ threshold voltage ( $V_{th}$ )
- ↳ mobility degradation
- ↳ short channel effects
- ↳  $C$
- ↳ short short channel modulation.

typical spice model looks like

model nmos nmos level = 1

+ vth0 = 0.45 u0 = 0.05 tox = 1.4E-9

+ rds0 = 150 eta0 = 0.01 k1 = 0.5 k2 = 0.02

design steps

↳ Circuit design, layout design

we will implement  
the things in the  
layout.

Characterization

↳ design one circuit with  
one mesets.

How to run  
How to run

Outputs


- ↳ CDL (Circuit description language) (Circuit design)
- ↳ GDS II, def, RE extraction (Layout design)
- ↳ Timing, noise, power diss, function.



→ net diagram → Euler path & draw stick diagram  
 → & after we will design the layout  
 in the tool using all the DRC & LVS  
 rules.

→ after characterization. (Guna sftwre)

↳ the process of generating the  
 timing & function of the design in the standard  
 format called .lib.



⇒ for running the floorplan, we use  
win-floorplan

→ we will set all the required switches before running  
 the floorplan.

⇒ Typ = Shift+N (to go to last line of the script)

(S+V) → align layout to center

z → Zoom in

Shift+z → zoom out

→ legalization



Day-3

⇒ IO place revision

⇒ spike deck creation for crag inputs  
 → extract at  
 L for extracting the design

→ ~~extract~~


ext2spike (threshold strength)

extracting to spike.

Spike deck

- Component Connectivity
- Component Values  $\Rightarrow \frac{0.375\mu}{0.25} = 1$
- Identify "nodes"
- Name "nodes"

both P&N



\*\*\* model description \*\*\*  
 \*\*\* netlist description \*\*\*

M1	out	in	Vdd	Vdd	pmos	W=0.375u	L=0.25u
M2	out	in	0	0	nmos	W=0.375u	L=0.25u
	D	G	S	B			

Cload out 0 10f

Vdd vdd 0 2.5

Vin in 0 2.5

\*\*\* Simulation Commands \*\*\*

.op

.dc Vin 0 2.5 0.05

\*\*\* include time\_025um\_model.mod \*\*\*


.lib "time\_025um\_model.mod" Cmos-models

.end





Spice waveform:  $W_n = W_p = 0.375\mu$ ,  $L_n, p = 0.25\mu$  delay

$$(W_n/L_n = W_p/L_p = 1.5)$$



Static

$$W_n = 0.375, W_p = 0.9375\mu$$



$$V_{in} = V_{out}$$

→ 16-mask CMOS process

index length  
split

list → for creating the list

split → for split a string into a list

join → join list elements into a string

concat → concatenate list

→ length

→ index (returns a element at a given index)

→ length

→ index

→ replace

→ set (sets/modifies a specific list element)

→ search

→ sort (sort a list) (increasing order, A-Z)

→ append (appends an element to a list variable)

→ for each → iterates over list items



## Fabrication steps

- Silicon wafer preparation
- Ion implantation
- Diffusion
- Photolithography
- Oxidation
- Chemical Vapor deposition
- Metallization
- Package.

- Lithography
- Etching
- Deposition
- Chemical mechanical polishing (CMP)
- on

Day-4



EN	CLK	Y
0	0	0
0	1	0
1	0	0
1	1	1

Introduction to delay tables



EN	CLK	Y
0	0	0
0	1	0
1	0	0
1	1	1


⇒ delay tables are the representation of delay of all the gates.

⇒ delay depends on input slew  
output load


slow output of one gate is equal to the slow input of next gate.

Setup time

→ The time interval before the active clock edge where data need to be stable.







# Uncertainty

$$UC = \text{jitter} + \text{skew} + \text{margin}$$

jitter  $\rightarrow$  undesired deviation occurred in the clock signal

period jitter  $\rightarrow$  cycle-to-cycle jitter  $\rightarrow$  absolute jitter

## ① Absolute jitter




$\rightarrow$  change in the clock position from its ideal position

## ② Cycle-to-cycle jitter

$\rightarrow$  difference of two cycle clock cycles

## ③ period jitter (used in STA)

$\rightarrow$  change the transition of the clock from its actual ideal position



$$T_2 - T_1 \in \text{skew}$$

$\rightarrow C_{tp}$   
 $\rightarrow$  skew


$\rightarrow$  H-Tree  
 $\rightarrow$






# Clock net shielding.


Cross talk  $\left\{ \begin{array}{l} \text{rise/fall delay} \rightarrow \text{delay due to crosstalk} \\ \text{clock talk noise} \rightarrow \text{delay due to crosstalk noise} \end{array} \right.$   
 (Signal Integrity)



Cross talk occurred due to the coupling capacitance b/w the two adjac nets.




→ Clock net shielding means protecting the clock net from the outside sides by placing the clock net in the middle of other nets.



→ By shielding we will break the CC b/w the two adjacent nets

Hold time

↳ The time interval after the active clock edge where data need to be stable.





Day-5

27

MVA

gates

try - 3854.15

WY - 3062

25-11-14-0.3

27-11-09-0.2

new strategy haven't set

try = 1 - 266.43

WY = 1 - 2.95

here set

Routing

- ↳ Global route (imaging)
- ↳ track assignment
- ↳ ~~detail~~ route
- ↳ search & repair.

is the process of creating metal wire to do the signal & clock pin.