**Asynchronous FIFO Design**

**KARNATI PARANJAI**


**IEC2021097**

**Final year student, B-Tech ECE, IIIT ALLAHABAD**

**SAMPLE OUTPUTS**

1. Sample testbench and corresponding output when **freq write\_clock > freq read\_clock**


**Testbench:**



**Observation :**


Since the write clock is faster than the read clock, consequently the FIFO gets full frequently and we observe frequent overflows during the transfer of data and the data is transferred across the clock domain successfully.

**Output:**




1. Sample testbench and corresponding output for when **freq write\_clock < freq read\_clock:**

**Testbench:**



**Output:**

****

**Observation:**

Since the read clock is faster than the write clock, consequently the FIFO gets empty frequently and hence we observe frequent underflows during the transfer of data and the data is transferred across the clock domain successfully.