



## Power backup




Notes:

- Device should be capable of flashing alarm for TBD seconds after power is depleted.
- Cap must stay above microcontroller brownout voltage TBD while drawing TBD current.
- Need to switch to 2xAAA or similar




## Microcontroller




Notes:

- The specific STM32 part is generic, and could be replaced with a similar part from the F0 or F1 family.
- The microcontroller needs to sample an analog value at 200Hz, process it, and then show the results on a monochrome graphical display.
- In particular, it could be advantageous to switch to a part with a USB bootloader for easier field upgrades.

## Sensor board connector



## Buttons




Notes:

- This is a generic footprint, need to confirm that they integrate correctly with the mechanical design
- It would be desirable to use a sealed version if available

## Display connector


TODO: Boost circuit



Notes:

- A 3" display is preferred by the spec
- This connector is for a 2.5" OLED device, which is believed to be widely available in China.
- If a 3" LCD is common/easily available, it could be swapped in.


## Piezo Alarm



Notes:


- Need to produce drive voltage from +3.3V rail, to allow the alarm to work during a loss-of-power event.
- Peak voltage and current requirements should be adjusted based on chosen Piezo element
- Parallel resistive element R3 allows for a discharge cycle
- Drive transistor Q1 is generic

## LED Alarm



Notes:

- Can be powered directly from +3.3V
- Needs to work during a loss-of-power event



## Design Rules Verification Report

Filename : C:\Users\matt\Dropbox\Ventilator Shit\PCB\alarm\_module\pcb\PCB2.PcbDoc

Warnings 2  
Rule Violations 223

Warnings	
Unplated multi-layer pad(s) detected	2
Total	2

Rule Violations	
Clearance Constraint (Gap=0.254mm) (All),(All)	1
Short-Circuit Constraint (Allowed=No) (All),(All)	0
Un-Routed Net Constraint ( (All) )	96
Modified Polygon (Allow modified: No), (Allow shelved: No)	0
Width Constraint (Min=0.254mm) (Max=0.254mm) (Preferred=0.254mm) (All)	0
Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)	7
Hole To Hole Clearance (Gap=0.254mm) (All),(All)	0
Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)	31
Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)	83
Silk to Silk (Clearance=0.254mm) (All),(All)	1
Net Antennae (Tolerance=0mm) (All)	0
Room power (Bounding Region = (107.75mm, 103.74mm, 152.75mm, 116.74mm)	4
Height Constraint (Min=0mm) (Max=25.4mm) (Preferred=12.7mm) (All)	0
Total	223

Unplated multi-layer pad(s) detected	
Pad S1-2(24.25mm,10mm) on Multi-Layer on Net NetQ2_3	
Pad S1-1(30.75mm,10mm) on Multi-Layer on Net VPIEZO	

Clearance Constraint (Gap=0.254mm) (All),(All)	
Clearance Constraint: (0.22mm < 0.254mm) Between Pad C1-1(49.654mm,24.61mm) on Top Layer And Pac	

**Un-Routed Net Constraint ( All )**

Un-Routed Net Constraint:
Un-Routed Net Constraint:
Un-Routed Net Constraint: Net GND Between Pad C1-1(49.654mm,24.61mm) on Top Layer And Pad J1-3(61.2mm,24.48mm)
Un-Routed Net Constraint: Net GND Between Pad C1-1(49.654mm,24.61mm) on Top Layer And Pac
Un-Routed Net Constraint: Net GND Between Pad U1-15(41.284mm,24.554mm) on Top Layer And Pac
Un-Routed Net Constraint: Net +3.3V Between Pad C1-2(48.674mm,24.61mm) on Top Layer And Pac
Un-Routed Net Constraint: Net +3.3V Between Pad U1-5(46.884mm,23.904mm) on Top Layer And Pac
Un-Routed Net Constraint: Net +3.3V Between Pad C1-2(48.674mm,24.61mm) on Top Layer And Pac
Un-Routed Net Constraint: Net GND Between Pad C2-1(31.65mm,46.74mm) on Top Layer And Pad C3-1(36.65mm,46.74mm)
Un-Routed Net Constraint: Net GND Between Pad C4-1(26.25mm,46.74mm) on Top Layer And Pad C2-1(31.65mm,46.74mm)
Un-Routed Net Constraint: Net GND Between Pad C2-1(31.65mm,46.74mm) on Top Layer And Pad U2-1(33.65mm,37.95mm)
Un-Routed Net Constraint: Net 9V Between Pad U2-4(27.85mm,40.25mm) on Top Layer And Pad C2-2(29.85mm,46.74mm)
Un-Routed Net Constraint: Net GND Between Pad C3-1(36.65mm,46.74mm) on Top Layer And Pad U6-5(43.5mm,55.655mm)
Un-Routed Net Constraint: Net 3.3V Between Pad C3-2(34.85mm,46.74mm) on Top Layer And Pad U3-4(49.6mm,42.5mm)
Un-Routed Net Constraint: Net GND Between Pad D2-2(19.75mm,41.74mm) on Top Layer And Pad C4-1(26.25mm,46.74mm)
Un-Routed Net Constraint: Net NetC4_2 Between Pad D2-1(19.75mm,45.74mm) on Top Layer And Pac
Un-Routed Net Constraint: Net NetC4_2 Between Pad C4-2(23.25mm,46.74mm) on Top Layer And Pac
Un-Routed Net Constraint: Net GND Between Pad C5-1(36.45mm,64.75mm) on Top Layer And Pad Q1-2(42.125mm,63.7mm)
Un-Routed Net Constraint: Net GND Between Pad R10-1(29.75mm,64.25mm) on Top Layer And Pac
Un-Routed Net Constraint: Pad C5-2(35.05mm,64.75mm) on Top Layer
Un-Routed Net Constraint: Net VPIEZO Between Pad C5-2(35.05mm,64.75mm) on Top Layer And Pac
Un-Routed Net Constraint: Net 3.3V Between Pad U3-2(55.4mm,42.5mm) on Top Layer And Pad C6-1(67.5mm,10mm) or
Un-Routed Net Constraint: Net GND Between Pad J1-3(61.2mm,24.48mm) on Top Layer And Pad C6-2(72.5mm,10mm) or
Un-Routed Net Constraint: Net NetD1_1 Between Pad D1-1(7.8mm,6.4mm) on Bottom Layer And Pac
Un-Routed Net Constraint: Net NetD1_2 Between Pad D1-2(7.8mm,8mm) on Bottom Layer And Pac
Un-Routed Net Constraint: Net NetD1_3 Between Pad D1-3(7.8mm,9.6mm) on Bottom Layer And Pac
Un-Routed Net Constraint: Net +3.3V Between Pad D1-5(12.2mm,8mm) on Bottom Layer And Pad D1-4(12.2mm,9.6mm) or
Un-Routed Net Constraint: Net +3.3V Between Pad D1-4(12.2mm,9.6mm) on Bottom Layer And Pac
Un-Routed Net Constraint: Net +3.3V Between Pad D1-6(12.2mm,6.4mm) on Bottom Layer And Pad D1-5(12.2mm,8mm) or
Un-Routed Net Constraint: Net GND Between Pad Q4-2(18.625mm,55.7mm) on Top Layer And Pad D2-2(19.75mm,41.74mm)
Un-Routed Net Constraint: Net +12V Between Pad F1-1(40.75mm,46.23mm) on Top Layer And Pad J3-1(89.1mm,28.9mm)
Un-Routed Net Constraint: Net NetC4_2 Between Pad U2-3(33.65mm,42.55mm) on Top Layer And Pac
Un-Routed Net Constraint: Net +3.3V Between Pad R1-1(49.664mm,23.34mm) on Top Layer And Pac
Un-Routed Net Constraint: Net IR\SIT Between Pad R1-2(48.664mm,23.34mm) on Top Layer And Pac
Un-Routed Net Constraint: Net SWDIO Between Pad U1-19(41.284mm,21.954mm) on Top Layer And Pac
Un-Routed Net Constraint: Net GND Between Pad J1-3(61.2mm,24.48mm) on Top Layer And Pad J1-5(61.2mm,25.75mm) or
Un-Routed Net Constraint: Net SWCLK Between Pad U1-20(41.284mm,21.304mm) on Top Layer And Pac
Un-Routed Net Constraint: Net GND Between Pad J1-5(61.2mm,25.75mm) on Top Layer And Pad J1-9(61.2mm,28.29mm) or
Un-Routed Net Constraint: Net GND Between Pad U3-1(55.4mm,40.2mm) on Top Layer And Pad J1-9(61.2mm,28.29mm) or
Un-Routed Net Constraint: Net SENSOR_TX+ Between Pad U5-6(52.25mm,54.385mm) on Top Layer And Pac
Un-Routed Net Constraint: Net SENSOR_TX- Between Pad U5-7(52.25mm,53.115mm) on Top Layer And Pac
Un-Routed Net Constraint: Net SENSOR_RX+ Between Pad U6-6(43.5mm,54.385mm) on Top Layer And Pac
Un-Routed Net Constraint: Net SENSOR_RX- Between Pad U6-7(43.5mm,53.115mm) on Top Layer And Pac
Un-Routed Net Constraint: Net GND Between Pad J2-8(85.11mm,48.38mm) on Multi-Layer And Pad J2-7(87.65mm,47.11mm)
Un-Routed Net Constraint: Net GND Between Pad J2-7(87.65mm,47.11mm) on Multi-Layer And Pac
Un-Routed Net Constraint: Net GND Between Pad J2-7(87.65mm,47.11mm) on Multi-Layer And Pac
Un-Routed Net Constraint: Net GND Between Pad Q3-2(71mm,54.7mm) on Top Layer And Pad J2-8(85.11mm,48.38mm) or
Un-Routed Net Constraint: Net GND Between Pad J3-3(89.1mm,25.5mm) on Multi-Layer And Pac
Un-Routed Net Constraint: Net GND Between Pad J3-2(89.1mm,20.3mm) on Multi-Layer And Pad J3-3(89.1mm,25.5mm) or
Un-Routed Net Constraint: Net GND Between Pad J3-2(89.1mm,20.3mm) on Multi-Layer And Pad J3-5(96.6mm,19.35mm) or
Un-Routed Net Constraint: Net GND Between Pad J3-5(96.6mm,19.35mm) on Multi-Layer And Pad J3-4(96.6mm,29.15mm)
Un-Routed Net Constraint: Net +3.3V Between Pad U6-3(49mm,54.385mm) on Top Layer And Pad L1-1(55.45mm,63.75mm)

**Un-Routed Net Constraint ( All )**

Un-Routed Net Constraint: Net NetQ1_1 Between Pad R6-2(36.718mm,28.428mm) on Top Layer And Pac
Un-Routed Net Constraint: Net GND Between Pad Q1-2(42.125mm,63.7mm) on Top Layer And Pad U6-5(43.5mm,55.655mm)
Un-Routed Net Constraint: Net NetQ1_3 Between Pad R4-1(30.114mm,29.936mm) on Top Layer And Pac
Un-Routed Net Constraint: Net GND Between Pad Q2-2(27.125mm,63.7mm) on Top Layer And Pac
Un-Routed Net Constraint: Pad Q2-3(24.375mm,62.75mm) on Top Layer
Un-Routed Net Constraint: Net NetQ2_3 Between Pad Q2-3(24.375mm,62.75mm) on Top Layer And Pac
Un-Routed Net Constraint: Net NetQ3_1 Between Pad R13-2(21.25mm,55.25mm) on Top Layer And Pac
Un-Routed Net Constraint: Net GND Between Pad U5-3(57.75mm,54.385mm) on Top Layer And Pad Q3-2(71mm,54.7mm) or
Un-Routed Net Constraint: Net NetQ3_3 Between Pad R11-1(32.5mm,56.25mm) on Top Layer And Pac
Un-Routed Net Constraint: Net NetQ4_1 Between Pad Q4-1(18.625mm,53.8mm) on Top Layer And Pac
Un-Routed Net Constraint: Net GND Between Pad SW_L1-4(6.25mm,52.875mm) on Bottom Layer [Unplated] And Pac
Un-Routed Net Constraint: Net NetQ4_3 Between Pad Q4-3(15.875mm,54.75mm) on Top Layer And Pac
Un-Routed Net Constraint: Net VFB Between Pad R10-2(29.75mm,63.25mm) on Top Layer And Pac
Un-Routed Net Constraint: Net \R\S\T Between Pad U1-4(46.884mm,23.254mm) on Top Layer And Pac
Un-Routed Net Constraint: Net LED_B Between Pad R13-1(21.25mm,56.25mm) on Top Layer And Pac
Un-Routed Net Constraint: Net LED_G Between Pad R14-1(26.75mm,56.25mm) on Top Layer And Pac
Un-Routed Net Constraint: Net BOOT0 Between Pad U1-1(46.884mm,21.304mm) on Top Layer And Pac
Un-Routed Net Constraint: Net VPIEZO Between Pad R9-2(45.25mm,64.75mm) on Top Layer And Pac
Un-Routed Net Constraint: Net PIEZO Between Pad R5-1(36.591mm,23.332mm) on Top Layer And Pac
Un-Routed Net Constraint: Net LED_B Between Pad R6-1(36.718mm,29.428mm) on Top Layer And Pac
Un-Routed Net Constraint: Net SENSOR_TX+ Between Pad R7-1(47.558mm,14.572mm) on Top Layer And Pac
Un-Routed Net Constraint: Net SENSOR_TX- Between Pad R7-2(45.658mm,14.572mm) on Top Layer And Pac
Un-Routed Net Constraint: Net SENSOR_RX+ Between Pad U6-6(43.5mm,54.385mm) on Top Layer And Pac
Un-Routed Net Constraint: Net SENSOR_RX- Between Pad U6-7(43.5mm,53.115mm) on Top Layer And Pac
Un-Routed Net Constraint: Net BUT_CAL Between Pad SW_L1-1(10.75mm,45.875mm) on Bottom Layer [Unplated] And Pac
Un-Routed Net Constraint: Net GND Between Pad SW_L1-3(6.25mm,45.875mm) on Bottom Layer [Unplated] And Pac
Un-Routed Net Constraint: Net GND Between Pad SW_L1-3(6.25mm,45.875mm) on Bottom Layer [Unplated] And Pac
Un-Routed Net Constraint: Net BUT_EXTRA Between Pad SW_L2-1(11.25mm,18.875mm) on Bottom Layer [Unplated] And Pac
Un-Routed Net Constraint: Net BUT_EXTRA Between Pad SW_L2-2(11.25mm,25.875mm) on Bottom Layer [Unplated] And Pac
Un-Routed Net Constraint: Net GND Between Pad SW_L2-3(6.75mm,18.875mm) on Bottom Layer [Unplated] And Pac
Un-Routed Net Constraint: Net +3.3V Between Pad U1-16(41.284mm,23.904mm) on Top Layer And Pac
Un-Routed Net Constraint: Net USART1_TX Between Pad U1-17(41.284mm,23.254mm) on Top Layer And Pac
Un-Routed Net Constraint: Net USART1_RX Between Pad U1-18(41.284mm,22.604mm) on Top Layer And Pac
Un-Routed Net Constraint: Net 9V Between Pad U2-4(27.85mm,40.25mm) on Top Layer And Pad U2-2(33.65mm,40.25mm)
Un-Routed Net Constraint: Net 9V Between Pad U2-2(33.65mm,40.25mm) on Top Layer And Pad U3-3(55.4mm,44.8mm) or
Un-Routed Net Constraint: Net GND Between Pad U3-1(55.4mm,40.2mm) on Top Layer And Pad U5-2(57.75mm,53.115mm)
Un-Routed Net Constraint: Net 3.3V Between Pad U3-4(49.6mm,42.5mm) on Top Layer And Pad U3-2(55.4mm,42.5mm) or
Un-Routed Net Constraint: Net USART1_RX Between Pad U5-1(57.75mm,51.845mm) on Top Layer And Pac
Un-Routed Net Constraint: Net GND Between Pad U5-2(57.75mm,53.115mm) on Top Layer And Pac
Un-Routed Net Constraint: Net GND Between Pad U5-5(52.25mm,55.655mm) on Top Layer And Pac
Un-Routed Net Constraint: Net GND Between Pad U6-5(43.5mm,55.655mm) on Top Layer And Pac
Un-Routed Net Constraint: Net USART1_TX Between Pad U6-1(49mm,51.845mm) on Top Layer And Pac
Un-Routed Net Constraint: Net +3.3V Between Pad U6-2(49mm,53.115mm) on Top Layer And Pad U6-3(49mm,54.385mm)
Un-Routed Net Constraint: Net +3.3V Between Pad U6-8(43.5mm,51.845mm) on Top Layer And Pad U6-2(49mm,53.115mm)

<b>Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)</b>
Hole Size Constraint: (3mm > 2.54mm) Pad Free-MP1(2.5mm,2.5mm) on Multi-Layer Actual Hole Size = 3mmr
Hole Size Constraint: (3mm > 2.54mm) Pad Free-MP2(2.5mm,67.5mm) on Multi-Layer Actual Hole Size = 3mmr
Hole Size Constraint: (3mm > 2.54mm) Pad Free-MP3(97.5mm,67.5mm) on Multi-Layer Actual Hole Size = 3mmr
Hole Size Constraint: (3mm > 2.54mm) Pad Free-MP4(97.5mm,2.5mm) on Multi-Layer Actual Hole Size = 3mmr
Hole Size Constraint: (3.2mm > 2.54mm) Pad J2-POS1(94mm,38.37mm) on Multi-Layer Actual Hole Size = 3.2mmr
Hole Size Constraint: (3.2mm > 2.54mm) Pad J2-POS2(94mm,49.5mm) on Multi-Layer Actual Hole Size = 3.2mmr
Hole Size Constraint: (3mm > 2.54mm) Pad J3-MNT(95.5mm,25.5mm) on Multi-Layer Actual Hole Size = 3mmr

<b>Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)</b>
Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C1-1(49.654mm,24.61mm) on Top Layer Anc
Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R10-1(29.75mm,64.25mm) on Top Layer Anc
Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R1-1(49.664mm,23.34mm) on Top Layer Anc
Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R11-1(32.5mm,56.25mm) on Top Layer Anc
Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R12-1(37.5mm,56.25mm) on Top Layer Anc
Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R13-1(21.25mm,56.25mm) on Top Layer Anc
Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R14-1(26.75mm,56.25mm) on Top Layer Anc
Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R2-1(48.664mm,21.181mm) on Top Layer Anc
Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R3-1(50.25mm,64.75mm) on Top Layer Anc
Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R4-1(30.114mm,29.936mm) on Top Layer Anc
Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R5-1(36.591mm,23.332mm) on Top Layer Anc
Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R6-1(36.718mm,29.428mm) on Top Layer Anc
Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R9-1(46.25mm,64.75mm) on Top Layer Anc
Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U1-1(46.884mm,21.304mm) on Top Layer Anc
Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U1-10(46.884mm,27.154mm) on Top Layer Anc
Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U1-11(41.284mm,27.154mm) on Top Layer Anc
Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U1-12(41.284mm,26.504mm) on Top Layer Anc
Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U1-13(41.284mm,25.854mm) on Top Layer Anc
Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U1-14(41.284mm,25.204mm) on Top Layer Anc
Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U1-15(41.284mm,24.554mm) on Top Layer Anc
Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U1-16(41.284mm,23.904mm) on Top Layer Anc
Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U1-17(41.284mm,23.254mm) on Top Layer Anc
Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U1-18(41.284mm,22.604mm) on Top Layer Anc
Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U1-19(41.284mm,21.954mm) on Top Layer Anc
Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U1-2(46.884mm,21.954mm) on Top Layer Anc
Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U1-3(46.884mm,22.604mm) on Top Layer Anc
Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U1-4(46.884mm,23.254mm) on Top Layer Anc
Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U1-5(46.884mm,23.904mm) on Top Layer Anc
Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U1-6(46.884mm,24.554mm) on Top Layer Anc
Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U1-7(46.884mm,25.204mm) on Top Layer Anc
Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U1-8(46.884mm,25.854mm) on Top Layer Anc



[illegible]

Friday 3 Apr 2020 4:15:58 PM

**Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)**

Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad J1-6(57.3mm,25.75mm) on Top Layer And
Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad J1-7(61.2mm,27.02mm) on Top Layer And
Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad J1-8(57.3mm,27.02mm) on Top Layer And
Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Pad J1-9(61.2mm,28.29mm) on Top Layer And
Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad J1-9(61.2mm,28.29mm) on Top Layer And
Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad L1-1(55.45mm,63.75mm) on Top Layer And
Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad L1-1(55.45mm,63.75mm) on Top Layer And
Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad L1-2(54.05mm,63.75mm) on Top Layer And
Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad L1-2(54.05mm,63.75mm) on Top Layer And
Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R1-1(49.664mm,23.34mm) on Top Layer And
Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R1-2(48.664mm,23.34mm) on Top Layer And
Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad SW_L1-1(10.75mm,45.875mm) on Bottom
Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad SW_L1-2(10.75mm,52.875mm) on Bottom
Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad SW_L1-3(6.25mm,45.875mm) on Bottom
Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad SW_L1-4(6.25mm,52.875mm) on Bottom
Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad SW_L1-5(8.5mm,53.125mm) on Bottom
Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad SW_L1-5(8.5mm,53.125mm) on Bottom
Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad SW_L2-1(11.25mm,18.875mm) on Bottom
Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad SW_L2-2(11.25mm,25.875mm) on Bottom
Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad SW_L2-3(6.75mm,18.875mm) on Bottom
Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad SW_L2-4(6.75mm,25.875mm) on Bottom
Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad SW_L2-5(9mm,26.125mm) on Bottom Layer
Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad SW_L2-5(9mm,26.125mm) on Bottom Layer
Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U2-1(33.65mm,37.95mm) on Top Layer And
Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U2-2(33.65mm,40.25mm) on Top Layer And
Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U2-3(33.65mm,42.55mm) on Top Layer And
Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U2-4(27.85mm,40.25mm) on Top Layer And
Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U3-1(55.4mm,40.2mm) on Top Layer And Trac
Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U3-2(55.4mm,42.5mm) on Top Layer And Trac
Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U3-3(55.4mm,44.8mm) on Top Layer And Trac
Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U3-4(49.6mm,42.5mm) on Top Layer And Trac

**Silk to Silk (Clearance=0.254mm) (All),(All)**

Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C1" (48.288mm,25.994mm) on Top Overlay And Te:
---





**Room power (Bounding Region = (107.75mm, 103.74mm, 152.75mm, 116.74mm) (InComponentClass**

Room Definition: Between Component J3-DC-044A-2.5A-2.0 (99.6mm,25.5mm) on Top Layer And Room power (Bounding
Room Definition: Between Component SW1-JS102011SAQN (72.5mm,66.375mm) on Top Layer And Room power (Bounding
Room Definition: Between Component U2-LD1117S33CTR (30.75mm,40.25mm) on Top Layer And Room power (Boundin
Room Definition: Between Room power (Bounding Region = (107.75mm, 103.74mm, 152.75mm, 116.74mm)


## Electrical Rules Check Report

Class	Document	Message
Error	Sheet2.SchDoc	Net LED_R has only one pin (Pin U1-14)
Error	Sheet2.SchDoc	Net SPI1_MISO has only one pin (Pin U1-12)
Warning	Sheet2.SchDoc	Footprint of component Component OLED1 SSD1309 cannot be found
Warning	Sheet2.SchDoc	Net BOOT0 has no driving source (Pin R2-1, Pin U1-1)


SW1



J2




J3



R4

R6  
R5



J1





C6


R7 R8






S1




D2




D6




D4




D7




D1



2M\_L5



2M\_L1



D3

