


FTDI



◀RX

▶TX

C2  
GND

U2

C1

U1

Q1  
Q2  
Q3  
Q4  
Q5  
Q6

TP4

TP5

TP3


Q7  
Q8  
Q9  
Q4  
Q5  
Q6

C3



D1

F1



J2




## Sensor board connector



## Power

**FTDI**



## Design Rules Verification Report

Filename : C:\Users\matt\Other-Repos\sensor\_module\sensor\_to\_uart\sensor\_to\_uart.PcbD

Warnings 0  
Rule Violations 59

Warnings	
Total	0

Rule Violations	
Clearance Constraint (Gap=0.254mm) (All),(All)	3
Short-Circuit Constraint (Allowed=No) (All),(All)	0
Un-Routed Net Constraint ( (All) )	0
Modified Polygon (Allow modified: No), (Allow shelved: No)	0
Width Constraint (Min=0.254mm) (Max=0.8mm) (Preferred=0.254mm) (All)	0
Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm)	0
Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)	3
Hole To Hole Clearance (Gap=0.254mm) (All),(All)	0
Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)	4
Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)	46
Silk to Silk (Clearance=0.254mm) (All),(All)	3
Net Antennae (Tolerance=0mm) (All)	0
Room sensor_to_uart (Bounding Region = (102.5mm, 90mm, 152.5mm, 125.503mm)	0
Height Constraint (Min=0mm) (Max=25.4mm) (Preferred=12.7mm) (All)	0
Total	59

Clearance Constraint (Gap=0.254mm) (All),(All)	
Clearance Constraint: (0.22mm < 0.254mm) Between Pad C1-1(13.225mm,26.375mm) on Top Layer And Pac	
Clearance Constraint: (0.22mm < 0.254mm) Between Pad C4-1(24.75mm,23.01mm) on Top Layer And Pac	
Clearance Constraint: (0.22mm < 0.254mm) Between Pad C5-1(24.75mm,20.74mm) on Top Layer And Pac	

Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)	
Hole Size Constraint: (3.2mm > 2.54mm) Pad J1-POS1(37.5mm,16.935mm) on Multi-Layer Actual Hole Size = 3.2mm	
Hole Size Constraint: (3.2mm > 2.54mm) Pad J1-POS2(37.5mm,28.065mm) on Multi-Layer Actual Hole Size = 3.2mm	
Hole Size Constraint: (3mm > 2.54mm) Pad J2-MNT(42.5mm,7.5mm) on Multi-Layer Actual Hole Size = 3mm	

Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)	
Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C1-1(13.225mm,26.375mm) on Top Layer And	
Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C4-1(24.75mm,23.01mm) on Top Layer And	
Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C5-1(24.75mm,20.74mm) on Top Layer And	
Minimum Solder Mask Sliver Constraint: (0.155mm < 0.254mm) Between Pad R7-1(23mm,20.95mm) on Top Layer And Vi	


[illegible]

<b>Silk to Silk (Clearance=0.254mm) (All),(All)</b>
Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "<RX" (4.5mm,19mm) on Top Overlay And Trac
Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text ">TX" (4.5mm,16.5mm) on Top Overlay And Trac
Silk To Silk Clearance Constraint: (0.222mm < 0.254mm) Between Text "R5" (23.462mm,9.03mm) on Top Overlay And Te:

## Electrical Rules Check Report

Class	Document	Message
Warning	sensor_to_uart.SchDoc	Net SENSOR_TX+ has no driving source (Pin J1-1, Pin R1-2, Pin R2-1, Pin U1-8)
Warning	sensor_to_uart.SchDoc	Net SENSOR_TX- has no driving source (Pin C4-1, Pin J1-2, Pin R3-1, Pin U1-7)
Warning	sensor_to_uart.SchDoc	Net USART1_TX has no driving source (Pin FTDI-3, Pin TP2-1, Pin U1-3)

FTDI



◀RX

▶TX

C2

GND

U2

C1

U1

TP4

TP5

TP3

Q1  
Q3  
Q4

Q2  
Q5  
Q6

C3

D1

J1

F1

U2



RevB  
2020-04-14  
Comms  
Sensor Board

